

# Specifications of the Address checker for MEGA DRIVEs

. .

- -

### SEGA ENTERPRISES, LTD.

#### 1. Specifications

Ļ

(1) To use the MAIN-CPU to access access-prohibit areas, which is necessary during the development of software for the MEGA DRIVE (hereafter referred to as "MD") and MEGA-CDs (hereafter referred to simply as "CD"), and to check whether data written to the various registers is correct.

- (2) When an error has occurred, the address, data and program counter in question can be indicated with the LEDs or displayed on the display along with the R/W, UDS and LDS statuses. (CPU operations are stopped during displaying.)
- 2. The functions of various parts and how to use them
  - 2-1 Names of parts

Display (Indicates address, data and the program counter)



#### 2 - 2 DIP Switches : initial settings and functions



- No. 1 ON---- Switches the unit to normal operations from address checker operations without having to plug a different connector in the CPU socket. OFF-- The unit functions as an address checker.
- No.2 ON---- Checks addresses in the MD mode. OFF-- Checks addresses in the CD mode.
- No. 3 Not used
- No. 4 Not used

2-3 How to operate

Ş

① Plug the address checker into the MD's CPU socket.

(2) Run the software. (Confirm that the unit's power LED is on.)

(3) If operations are not halted even after all routines in the program have been run, this can be interpreted as indicating that there are no access-inhibits, etc., in the program.

· •

- ④ If operations are halted, look at the display and LEDs to determine the status of the program.
- (5) Then press SW1 and SW2 simultaneously to resume execution of the program beginning at the address after the one where the error occurred.
- Note: To deliberately stop the CPU and display the current address, data and program counter when no error has occurred, move DIP switch 1 to "ON" start the unit and press SW2 after the desired location has been reached. To release this stop, press SW1 and SW2 simultanously and release SW2 first, then SW1.
  - 2-4 Interpreting the display and LEDs during operations
    - ① When the main unit and MD(with CD) are turned on, all LEDs and the entire display come on during resetting of the CPU. Once resetting is completed, all LEDs except for the power LED go out.
    - When an error occurs, first the error address appears in the display (six digits). When SW1 is pressed, the error data is displayed as long as the button is held down (lower four digits). When SW2 is pressed, the value of the program counter when the error occurred is displayed as long as the button is down (six digits).
    - ③ LEDs(These indicate the I/O status of the CPU when an error has occurred.)

\*R/W
On : Indicates that the unit was in the write state.
Off: Indicates that the unit was in the read state.
\*LDS
On : Indicates that the lower half of the data bytes have been input/output.
Off: Indicates that the lower half of the data bytes have not been input/output.
\*UDS
On : Indicates that the upper half of the data bytes have been input/output.
Off: Indicates that the upper half of the data bytes have been input/output.
Note:

\* Both LDS and UDS come on during word access.

\* As the 68000's running program counter register contains the value of the next operation, the cause of the error may actually be indicated by a value prior to the PC(Program counter) down.

۰.

\* The address checker only checks mapping and the value entered in the register; it is not a function for finding bugs in the program.

- 3. Items checked with this device
- 3 1 Mapping

Ľ,

.

12

When the MAIN-CPU accesses one of the disabled areas shown below, an error is displayed and the MAIN-CPU is halted.

10 M

:



<b>^ ^ ^ ^ ^ </b>			
\$200000	BACK-UP	\$20000	WORD-RAM
\$204000		\$240000	PROHIBITED
	PROHIBITED	\$60000	BACK-UP
		\$800000	PROHIBITED
\$ A O O O O O	780	\$A0000	790
	200		200
\$A10000	1/0	\$A10000	1/0
\$A11000		\$A11000	
	CONTROL		CONTROL
\$A12000		\$A12000	MAIN REG.
	PROHIBITED	\$A12030	
			PROHIBITED
\$C00000	VDP	\$C00000	VDP
\$E00000	PROHIBITED	\$ E O O O O O	PROHIBITED
\$FF0000		\$ F F O O O O	
¢FFFFFF	WORK RA-M		WORK RAM
• <b>「「「「「「「「「</b>		37777	

3 - 2 Register settings When data other than an accepted value is written to a register, an error is displayed and the MAIN-CPU is halted. Please refer to Attachment 5, "Table of Register Settings," for the settings of the VDP and MAIN-CPU registers

### 4. An example of analysis using an ICE

Caution:

1

.

As the system is halted when, during analysis with and ICE, and error occurs and the address checker is activated, when reading the history, etc., carry out analysis after first stopping the program and pressing SW1 and SW2 simultaneously to release the stop.

. .

4 - 1 An example of analysis: (1) address error

①Access address (before pressing SW2) : 000004 \_ ②PC address (when pressing SW2) : 0018FC ③LED(s) that come on : UDS, LDS, R/W

1 : H D (History dump)

ļ	Poin	t .	T Address	St	Data			Mem	0pcode	Operand
	0021 0019 0017 0012 0011 0013	☆1 (PC1	0018EC 0018F0 0018F4 000004 000006 0018FC	MW MW	41F80000 43F8FE12 217C0009 0009 8000 237C0009	80000004 80000000		SP SP SD SD SD	LEA. L LEA. L MOVE. L	\$000000.W, A0 \$FFFE12.W, A1 #\$00098000, \$0004(A0)
	0.1	- M 7	11:	\				•••		
P	2 : r	TA	ddress	st Da	ta Mem	☆1.2 (PC1.2	: The p ): The p	art	where th of the a	e address checker error occurred. ddress checker displayed by the PC.
0	021		0018EC	MR	41F8 SP	<u> </u>	LEA. L	\$00	0000. W, A	. <b>O</b>
0 0 0	020 019 018		0018EE 0018F0 0018F2	MR MR MR	0000 SP 43F8 SP FE12 SP		LEA. L	\$FF	FE12. W. A	
0000	017 016 015		0018F4 0018F6 0018F8	MR MR MR	217C SP 0009 SP 8000 SP		MOVE. L	#\$0	0098000.	\$0004(A0)
0	014 013 012	(PC2 ☆2	0018FA )0018FC 000004	MR MR MW	0004 SP 237C SP 0009 SD		MOVE. L			
							20			

Cause: Data was written to the ROM area.

In locations  $\pm 1$  and 2, "0009" has been written to address \$000004 (point 12).

In the MD address map. \$000000 to \$0FFFFF is ROM area and therefore read-only. Therefore, the address checker caused an error.

When looking at the H M, we see that as for the program, before the error occurred there was a read cycle for reading the instruction in address 18F4.

The H D shows us that while the instruction in \$0018FC was the source of the error, in the H M the instruction in \$0018FC was read before this instruction was executed (i.e., prefetch). The checker therefore shows this value. This is because until an error occurs the address checker displays as the PC value only the last program address it stored.

3 : Reverse assembly/source program

== Superv	isor Program	Memory =	:=
ADDRESS	CODE		Mnemonic

0018EC	41F80000 43E8EE12		\$000000. W. A0	:A0←\$000000
0018F4 0018FC	217C000980000004 237C000980000000	MOVE. L MOVE. L	\$FFFE12. #, A1 #\$00098000, \$0004(A0) #\$00098000, \$0000(A1)	ROM AREA WRITE

4 - 2 An example of analysis: (2) register setting error

1

①Access address ②Data (when SW1 has ③PC (when SW2 has be ④LEDs that come on	bee en	n pressed) pressed)	: C00004 ) : 8008 : 0601A8 : UDS, L	4 3 _DS and R/V	ł	1
1 : H D (History dump	)					
Point T Address	St	Data		Mem	Opcode	0perand
014 011 06019E 008 ☆1 C00004 009 (PC1) 0601A8	MW	207C00C0 30BC8008 8008 30BC8124	0004	- SP SP SD SP	MOVEA. L MOVE. W MOVE. W	#\$00C00004.A0 #\$8008.(A0) #\$8124.(A0)
2 : H M (History map)			☆1.2 : (PC1,2):	The part w The part o	here the f the ac	e address checker error occurred. ddress checker displayed by the PC.
oint T Address	St	Data Mem	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~	~~~~~	

0014		06019E	MR	207C	SP	·		
0013		0601A0	MR	0000	SP		MOVEA. L	#\$00C00004. AC
0012		0601A2	MR	0004	SP	]		
0011		0601A4	MR	30BC	SP	<u> </u>	MOVE. W	#\$8008, (AO)
0010		0601A6	MR	8008	SP	J		
0009	(PC2)	0601A8	MR	30BC	SP	<u>+</u>	MOVE. W	
0008	☆2	C00004	MW	8008	SD			

Cause: Data was written to a disabled register.

In ☆1 and 2. "8008H" has been written in address \$C00004 (Point 8).

In the table of MD register settings, the data 8008H listed as not authorized. The address checker therefore caused the error.

- -

3 : Reverse assembly/source program

== Supervisor Program Memory ==

ADDRESS CODE Mnemonic

 06019E
 207C00C00004
 MOVEA. L
 #\$00C00004. A0
 :A0
 \$C00004

 0601A4
 30BC8008
 MOVE. W
 #\$8008. (A0)
 :VDP RGSTR SET

4 - 3 : An example of analysis: (3) address setting error

: (1) Access address : C00004 (2)Address setting data (before pressing SW2) : 4010 ③PC (when SW2 is pressed) : 0614A8 **(4) LEDs** that come on : UDS, LDS, R/W and 2nd 1 : H D (History dump) Point T Address St Data Mem Opcode Operand 0016 06149E 23FC4000401000C00004 SP MOVE. L #\$40004010, \$C00004. L 0010 MW 4000 C00004 -SD 0009 C00006 MW 4010 ☆1 SD 0011 (PC1) 0614A8 2038B3B8 SP \$FFB3B8. W, D0 MOVE. L 41.2: The part where the address checker error occurred. (PC1.2): The part of the address checker displayed by the PC. 2 : H M (History map)

. .

Point T Address St Data Mem

.

0016		06149E	MR	23FC	SP		
0015		0614A0	MR	4000	SP		
0014		0614A2	MR	4010	SP	 MOVE. L	#\$40004010, \$C00004, L
0013		0614A4	MR	0000	SP		
0012		0614A6	MR	0004	SP		
0011	(PC2)	0614A8	MR	2038	SP	 MOVE. L	
0010		C00004	MW	4000	SD		
0009	☆2	C00006	MW	4010	SD		

Cause : Setting data for a disabled address has been written.

In ☆1 and 2, "\$4010H" has been written to address \$C00004. (Point 9)

In the table of MD address register settings, the data therefore caused the error.

3 : DI (reverse assembly/source program)

== Supervisor Program Memory ==

ADDRESS CODE Mneumonic

06149E 23FC4000401000C00004 MOVE. L #\$40004010, \$C00004. L ; ADRS RGSTR SET

5. Appendix

- 5-1 Table of VDP register settings
- 5 2 Table of VDP address settings
- 5 3 Table of MAIN-CPU register settings

Note:

3

\*

35

\*5-1. and 5-2 are tables of settings used in both the MD and CD modes; 5-3 shows settings used only in the CD mode. (In the MD mode, the settings in 5-3 are access-prohibit areas.)

•

\*In the MD and CD modes, use of VDP register#23 causes partial change in the DMA's source address.

\*In 5-3, "Table of MAIN-CPU register settings," bit F in \$A12000(\*rest, halt) and bit 2 in \$A12002 (\*mmode, write protect) were originally zero but changed to "don't care" as the checker would otherwise stop at their location in the CD's BOOT-ROM.

· ·

5 -	- 1		Τź	ab	9	0 1		/ D F		reg	ı i s	ste	r	SØ	tt	i n	gs
	V MSB	DP	r	e g	. #	0	(\$	C000(	)4)							LSE	}
NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	0	0	0	IE0	0	M4	MЗ	0	
BIT	1	0	0	0	0	0	0	0	0	0	0	x	0	1	x	0	
HEX	8			0					0, 1				4, 6				
	V ( MSB	ΟP	r	eg.	#	1	(\$0	0000	4)				£			LS	8
NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	0	BLNK	IE0	M1	M2	M5	0	0	
BIT	1	0	0	0	0	0	0	1	0	X	X	х	Х	1	0	0	

.

8

HEX	8	1	0 - 7	4, C
33	L <u></u>		l	

VDP reg. #2 (\$C00004) MSB

LSB

1

.

--

10

.

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	0	SA15	SA14	SA13	0	0	0
BIT	1	0	0	0	0	0	1	0	0	0	X	Х	X	0	0	0
HEX		8	<b>}</b>			2	2			0 -	- 3			0,	8	

VDP reg. #3 (\$C00004)

MSB

LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	0	0	WD15	WD14	WD13	WD12	WD11	0
BIT	1	0	0	0	0	0	1	1	ō	0	·X	Х	Х	Х	х	0
HEX		8	}			3	3			0 -	- 3		0, 2,	4, 6,	8, A, (	C, E

VDP reg. #4 (\$C00004) MSB

	•	

...

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	0	0	0	0	SB15	SB14	SB1:
BIT	1	0	0	0	0	1	0	0	0	0	0	0	0	X	x	X
HEX		8	3	<u>eq. 91</u>			4			(	)			0 -	- 7	

VDP reg. #5 (\$C00004) MSB

LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	AT15	AT14	AT13	AT12	AT11	AT10	AT9
BIT	1	0	0	0	0	1	0	1	0	X	x	Х	Х	х	Х	Х
HEX		8	}			5	5			0 -	- 7			0 -	- F	

	V	DP	r	eg.	, #	6	(\$	C0000	4)							
	MSB											27				LSB
NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	0	0 <sup>°</sup>	0	0	0	0	0
BIT	1	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
HEX		8	3				6			(	)			(	)	
						_							L	<u></u>	<u> </u>	

VDP reg. #7 (\$C00004) MSB

LSB

. .

•

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	0	CPT1	СРТО	COL3	COL2	COLI	COL
BIT	1	0	0	0	0	1	1	1	0	0	X	X	X	Х	X	X

HEX	8	7	0 - 3	0 – F

VDP reg. #8 (\$C00004)

MSB

A HERE CONTRACTOR OF THE

•

LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	0	0	0	0	0	0	0	0
BIT	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
HEX		8	3			{	8			C	)			C	)	

VDP reg. #9 (\$C00004) MSB

LSB

LSB

р1 141 .

.

NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	0	0	0	0	0	0	0	0
BIT	1	0	0	0	1	0	0	1	ō	0	0	0	0	0	0	0
HEX	8					5	9			C	)			C	)	

VDP reg. #10 (\$C00004)

MSB

IAME	1	0	0	RG4	RG3	RG2	RG1	RGO	HIT7	HIT6	ніт5	HIT4	нітз	HIT2	HITI	ніто
BIT	1	0	0	0	1	0	1	0	X	x	х	X	x	х	х	X
HEX		8	3				۹			0 -	- F			0 -	- F	

VDP reg. #11 (\$C00004) MSB

LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	-0	0	0	0	IE2	VPSC	HPSC	LSCR
BIT	1	0	0	0	1	0	1	1	0	0	0	0	0	X	Х	Х
HEX		8	3			E	3			(	)			0 -	- 7	

	MSB							-								LSB
NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	0	HST	HS14	HS13	HST	2HS11	HSIC
BIT	1	0	0	0	1	1	0	1	0	0	X	X	x	X	X	X
HEX			8				D	- 1889) -		0	- 3			0 -	– F	
	V MSB	D P	r	e g	. #	14	(\$	6000	04)							LSB
NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	0	0	0	0	0	0	0	0
BIT	1	0	0	0	1	1	1	0	0	0	0.	0	0	0	0	0
HEX		8	}			{				(	0			(	)	
	V E MSB	) P	re	эg.	# 1	15	(\$C	0000	4)							LSB

MSB

reg. #13 (\$C00004)

VDP

Note: Set PCH2=RS40 (bit pattern)

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	PCH2	0	0	0	S/TE	LSM1	LSMO	RS40
BIT	1	0	0	0	1	1	0	0	A	0	0	0	X	x	X	Α
HEX		5	3			(	C		A: A:	=0 =1	: ( : {	) 3	A= A=	0 : 1 :	ev od	en d

MSB

•

,

٠

•

VDP reg. #12 (\$C00004)

LSB

• •

:

NAME RG4 RG3 RG2 RG1 RG0 INC7 INC6 INC5 INC4 INC3 INC2 INC1 INCO 0 0 BIT Х Х Х 0 Х Х 0 0 Х Х Х 1 1 HEX 0 - F 8 F 0 – F

VDP reg. #16 (\$C00004)

## MSB

LSB

• \*

.

NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	0	0	VSZ1	vszo	0	0	HSZ1	HSZ(
BIT	1	0	0	1	0	0	0	0	0	0	X	х	0	0	x	х
HEX		ç	}				0			0 -	- 3			0 -	- 3	

· VDP reg. #17 (\$C00004) MSB

LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	RIGT	0	0	WHP4	WHP3	WHP2	WHP1	WHPO
BIT	1	0	0	1	0	0	0	1	X	0	0	X	Х	Х	Х	Х
HEX		9	)			1	l		0.	1.	8,	9		0 -	- F	

	MSB															LSB
NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	LG7	LG6	LG5	LG4	LG3	LG2	LG1	LGO
BIT	1	0	0	1	0	0	1	1	x	X	x	X	X	x	X	X
HEX		ę	•				3			0	– F	1		0 -	- F	

MSB

.

VDP reg. #19 (\$C00004)

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	DOWN	0	0	WVP4	WVP3	WVP2	WVP1	WVPO
BIT	1	0	0	1	0	0	1	0	X	0	0	X	Х	Х	Х	Х
HEX		5	•			2	2		0,	1,	8,	9		0 -	- F	

MSB

3

.

VDP reg. #18 (\$C00004)

LSB

and the second second

۰.

•

VDP reg. #20 (\$C00004) MSB

LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	LG15	LG14	LG13	LG12	LG11	LG10	LG9	LG8
BIT	1	0	0	1	0	1	0	0	х	Х	х	Х	Х	Х	Х	x
HEX		9	)			4	4			0 -	- F			0 -	- F	

VDP reg. #21 (\$C00004) MSB

LSB

LSB

•

.

••

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1
BIT	1	0	0	1	0	1	0	1	X	x	x	x	X	X	X	x
HEX	9						5			0 ·	- F			0 -	– F	

VDP reg. #22 (\$C00004)

MSB

10 A

NAME	1	0	0	RG4	RG3	RG2	RG1	RG0	SA16	SA15	SA14	SA13	SA12	SA11	SA10	SA9
BIT	1	0	0	1	0	1	1	0	x	X	X	х	х	х	х	х
HEX		ç	)				6			0 -	- F			0 -	- F	

-



.

.

• •

LSB

NAME		U	0	R64	RG3	RGZ	RG	RGU	DMD1	DMDO	BA22	BA21	BA20	BA19	BA18	BA17	mode
BIT	1	0	0	1	0	1	1	1	0	0	0	1	0	0	0	1	
HEX	9 7										l				[		MU MODE
BIT	1	0	0	1	0	1	1	1	0	1	0	1	0	0	0	1	CD mode
HEX		g	)			7	7			5	5				800035 5		

VDP reg. #23 (\$C00004) DMA \*WORK-RAM TO VRAM MSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	DMD1	DMDO	BA22	BA21	BA20	BA19	BA18	BA1
BIT	1	0	0	1	0	1	1	1	0	1	1	1	1	1	1	1
HEX		g	)				7			7				F	:	

VDP reg. #23 (\$C00004) DMA \*FILL VRAM/VRAM COPY MSB NAME 1 0 0 RG4 RG3 RG2 RG1 RG0 DMD1DMD0BA22BA21BA20BA19BA18BA17

BIT 1 0 0 1 0 1 1 1 1 X 0 0 0 0 0		<b> </b>			1												0.00
	BIT	1	0	0	1	0	1	1	1	1	х	0	0	0	0	0	0
<b>HEA</b> 9 7 8, C 0	HEX			9	•		1	7	<b>.</b>		8,	С			(	)	

VDP reg. #23 (\$C00004) DMA \*WORD-RAM TO VRAM (Only CD mode) MSB LSB

NAME	1	0	0	RG4	RG3	RG2	RG1	RGO	DMD 1	DMDO	BA22	BA21	BA20	BA19	BA18	BA17
BIT	1	0	0	1	0	1	1	1	0	0	0	1	0	0	0	X
HEX			}				7			1	l			0 -	- 1	

# 5 — 2 Table of VDP address settings

•

# CRAM READ (\$C00004)

.

.



	· · · · · · · · · · · · · · · · · · ·	V		F U
		382	· · · · · · · · · · · · · · · · · · ·	U U
3	la seconda de la constante de la c			

CRAM WRITE (\$C00004)

	MSB			16 - 18			up	perl	VORD							LSB
NAME	CD1	CDO	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
BIT	1	1	0	0	0	0	0	0	0	X	x	X	X	X	X	X
HEX		(	C			(	)	•	1000	0 -	7			0 -	- F	
	MSB						lo	werW	IORD				•			LSB
NAME	0	0	0	0	0	0	0	0	CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
HEX		(	)			0	)			(	)				0	
	CF	RAN	/ [	) M A	A A		RE	SS	5 5	SET	Г (	\$000	004)			

MSB

upperWORD

NAME	CD1	CDO	A13	A12	A11	A10	A9	<b>A8</b>	A7	A6	A5	A4	A3	A2	A1	AO
BIT	1	1	0	0	0	0	0	0	0	x	x	X	x	x	X	x
HEX			C			(	)			0 -	7			0 -	·F	<u>.,, , , , , , , , , , , , , , , , , , ,</u>
	MSB						lo	werW	IORD						5 U-	LSE
NAME	0	0	0	0	0	0	0	0	CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
HEX	0 0									1	8				0	•

.

VRAM F	2	Ε,	A	D	(\$C00004)
--------	---	----	---	---	------------

.

.

	MSB			2 23			up	per	WORD							LSB
NAME	CD1	CDO	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AO
BIT	0	0	x	X	X	X	х	X	X	X	X	X	x	X	X	X
HEX		0 -	- 3			0 -	F			0 -	F			0 -	F	
	MSB lowerWORD												L <u></u>			LSB
NAME	0	0	0 0 0 0 0						CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X	X
HEX		C	)			C	)			(	) )			0 -	- 3	<u></u>

VRAM WRITE (\$C00004)

	MSB					<u></u>	up	perl	WORD							LSB
NAME	CD1	CDO	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
BIT	0	1	X	X	x	X	х	X	x	X	X	X	х	X	Χ.	X
HEX	4.	5,	6,	7		0 -	F			0 —	F			0 ·	– F	
	MSB		•				lo	wer¥	ORD							LSB
NAME	0	0	0	0	0	0	0	0	CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	x	X
HEX	0 0									(	)			0 -	- 3	

VRAM DMA ADDRESS SET (\$C00004)

MSB

122

.

.

. .

:

and the second state of the state of the state of the

the states to

.

	610318		a a a a a anna an				and the second secon					فسادالا علالا التكليل الجمي				22 - 22 <u>-</u>
NAME	CD1	CDO	A13	A12	A11	A10	A9	<b>A8</b>	A7	A6	A5	A4	A3	A2	A1	AO
BIT	0	1	x	x	X	x	Х	х	X	X	X	X	х	X	x	X
HEX	4,	5,	6,	7		0 —	F			0 -	F			0 -	F	<u></u>
	MSB lowerWORD L													LSB		
NAME	0	0	0	0	0	0	0	0	CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	1	0	0	0	0	0	х	X
HEX		0	)	8		0	)				8			0 —	3	



٠



the second se	- WW 1079 - 20	
		A CONTRACTOR OF A CONTRACTOR O

VSRAM WRITE (\$C00004)

	MSB						up	per	WORD							LSB
NAME	CD1	CDO	A13	A12	A11	A10	A9	<b>A</b> 8	A7	A6	A5	A4	A3	A2	A1	AO
BIT	0	1	0	0	0	0	0	0	0	X	X	X	x	x	X	X
HEX			4			(	)			0 -	7			0 -	F	
	MSB						lo	werW	ORD							LSB
NAME	0								CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
HEX		0	)			0			-		1			(	)	
									0990 - 179805 1799					1999		

VSRAM DMA ADDRESS SET (\$C00004)

MSB

upperWORD

LSB

•

:

NAME	CD1	CD0	A13	A12	A11	A10	A9	<b>A</b> 8	A7	A6	A5	A4	A3	A2	A1	A0
BIT	0	1	0	0	0	0	0	0	0	X	x	X	x	x	X	X
HEX			4			(	)			0 -	7			0 -	F	- <b>I</b>
	MSB				lowerWORD											LSB
NAME	0	0	0	0	0	0	0	0	CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0
HEX		C	0 0							(	9			(	)	4 <u></u>

	VRAM	СОРҮ	(\$C00004)
--	------	------	------------

≜\_1

.

	MSB						up	perl	NORD							LSE
NAME	CD1	CDO	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AO
BIT	0	0	x	X	x	X	x	х	X	X	x	X	x	x	x	x
HEX		0 -	- 3			0 —	F			0 -	F			0 -	F	
	MSB						lo	werW	ORD							LSB
NAME	0	0 0 0 0				0	0	0	CD5	CD4	CD3	CD2	0	A16	A15	A14
BIT	0	0	0	0	0	0	0	0	1	1	0	0	0	0	х	Х
HEX			)			0	)			(	)			0 -	3	

---

CALCULATION OF A

72

•

• •

:

.

5 — 3 Table fo MAIN-CPU	register	setting	g s
-------------------------	----------	---------	-----

\$ A 1 2 0 0 0 **#RESET, HALT** 

MSB

Statistics and

.

LSB

•

NAME	IEN2	0	0	0	0	0	0	IFL2	0	0	0	0	0	0	SBRO	SRES
BIT	X	0	0	0	0	0	0	x	0	0	0	0	0	0	X	х
HEX	0, 8						1			C	)			0 -	- 3	<u> </u>

#### \$ A 1 2 0 0 2 \*MMODE, WRITE PROTECT MSB

LSB

LSB

NAME	WP7	WP6	WP5	WP4	WP3	WP2	WP1	WP0	BK1	вко	0	0	0	MODE	DMNA	RET
BIT	X	X	X	X	x	X	X	X	x	X	0	0	0	X	x	x

\$A12004 \*CDC MODE (READ ONLY)

( Error:byte data was read in address \$A12005) LSB

MSB

NAME	EDT	DSR	0	0	0	DD2	D D 1	DDO	0	0	0	0	0	0	0	0
BIT	X	X	0	0	0	X	х	х	0	0	0	0	0	0	0	0
HEX	0, 4, 8, C 0						- 7			C	)		0			

\$ A 1 2 0 0 6 #H-INT VECTOR (WORD ACCESS) MSB

LSB НІВЕНІВЕНІВОНІВСНІВВНІВАНІВ9НІВ8НІВ7НІВ6НІВ5НІВ4НІВ3НІВ2НІВ1НІВ0 NAME BIT Х Х Х Х Х X Х X Х Х Х Х Х Х X Х HEX 0 – F 0 – F 0 – F 0 – F

\$ A 1 2 0 0 8 +CDC HOST DATA (READ ONLY, WORD ACCESS) MSB

NAME	HD15	HD14	HD13	HD12	HD11	HD10	HD9	HD8	HD7	HD6	HD5	HD4	HD3	HD2	HD1	HDO
BIT	X	x	х	x	х	х	х	x	x	x	X	x	X	X	x	x
HEX		0 -			0 – F				0 -	- F		0 — F				

\$ A 1 2 0 0 C #STOP WATCH (READ ONLY, WORD ACCESS)
MSB

NAME	0	0	0	0	TP11	TP10	TP9	TP8	TP7	TP6	TP5	TP4	ТР3	TP2	TP1	TP0
BIT	0	0	0	0	X	Х	x	x	х	X	x	x	X	x	X	X
HEX	0			0	(	) — f			0 -	- F		0 – F				

. .

				Crm4	CFMJ	CFMZ	CFMI	CFMU	LF51	CFSb	CFS5	CFS4	CFS3	CFS2	CFS1	CFSO	
RD BIT	x	x	х	X	х	х	X	X	х	X	Х	х	X	X	Х	X	
RD HEX		0 -	- F			0 -	- F			0 -	F		0 – F				
WR BIT	Х	Х	Х	Х	X	Х	Х	Х	0	0	0	0	0	0	0	0	
WR HEX	0 – F 0 –					- F	0					0					

.

.

۶

\$A12010-\$A1201E \*COMMUNICATION COMMAND (WORD ACCESS)

\$ A 1 2 0 2 0 - \$ A 1 2 0 2 E + COMMUNICATION STATUS (READ ONLY, WORD ACCESS)

....

ı,