Difference between revisions of "SH-2"
From Sega Retro
Bonus Game (talk | contribs) |
|||
(15 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
− | The '''SH-2''' is a 32-bit RISC processor developed by [[Hitachi]] (and currently produced by Renesas) as part of the [[SuperH]] family. | + | {{cleanup}} |
+ | {{ICBob | ||
+ | | image=SH2.jpg | ||
+ | | title= | ||
+ | | designer=[[Hitachi]] | ||
+ | | date= | ||
+ | }} | ||
+ | The '''SH-2''' is a 32-bit RISC processor developed by [[Hitachi]] (and currently produced by Renesas) as part of the [[SuperH]] family. It is used by the [[Sega 32X]] and the [[Sega Saturn]]. | ||
{{rewrite}} | {{rewrite}} | ||
− | The [[Sega Saturn]] is powered by two | + | The [[Sega Saturn]] is powered by two SH-2 processors running in a Master/Slave configuration. These particular SH-2 chips run at 28.6364 MHz (versions were developed which ran as high as 40 MHz), and are capable of processing up to 37.227268 MIPS each (1.3 MIPS per MHz),{{fileref|SH-2A.pdf|page=2}}{{ref|[https://www.renesas.com/en-eu/products/microcontrollers-microprocessors/superh/sh7040/sh7040.html SH7040, SH7041, SH7042, SH7043, SH7044, SH7045], Renesas}} for a combined rating of 74.45464 MIPS (MIPS however, is not a true indication of processor performance in many cases). Each SH-2 comes with an internal 4 [[Byte|KB]] [[RAM]] cache in order to speed up processing tasks. |
− | + | {{Quote| | |
+ | The SH-2 is a small (2 cm square) but fast RISC chip that has been designed primarily to process graphics. Like all RISC processors, it's more streamlined that conventional CISC-based chips and carries out instructions in far fewer clock cycles. | ||
+ | |Next Generation | ||
+ | |ref={{magref|nextgeneration|2|42}}}} | ||
+ | |||
+ | ==Technical specifications== | ||
+ | * Clock rate: 28.63636 MHz{{intref|Sega Saturn hardware notes (2004-04-27)}}{{fileref|Hitachi SuperH Programming Manual.pdf}}{{fileref|SH7604 Hardware Manual.pdf}} | ||
+ | * CPU core: 32‑bit [[wikipedia:Reduced instruction set computing|RISC]] instructions/[[wikipedia:Processor register|registers]], 37.227268 [[wikipedia:Instructions per second|MIPS]] (1.3 MIPS per MHz),{{fileref|SH-2A.pdf|page=2}}{{ref|[https://www.renesas.com/en-eu/products/microcontrollers-microprocessors/superh/sh7040/sh7040.html SH7040, SH7041, SH7042, SH7043, SH7044, SH7045], Renesas}} up to 2 instructions per cycle{{fileref|Hitachi SuperH Programming Manual.pdf|page=390}} | ||
+ | * DMA unit: DMAC (Direct Memory Access Controller),{{fileref|SH7604 Hardware Manual.pdf|page=3}} parallel processing{{fileref|SH7604 Hardware Manual.pdf|page=219}} | ||
+ | * 2 internal [[wikipedia:Fixed-point arithmetic|fixed‑point]] math processors:{{fileref|Sega Service Manual - Sega Saturn (PAL) - 013-1 - June 1995.pdf}} MULT multiplier DSP,{{fileref|SH7604 Hardware Manual.pdf|page=3}}{{fileref|SH7604 Hardware Manual.pdf|page=22}}{{fileref|ST-103-R1-040194.pdf|page=23}} DIVU division unit,{{fileref|SH7604 Hardware Manual.pdf|page=3}}{{fileref|SH7604 Hardware Manual.pdf|page=22}} parallel processing{{fileref|SH7604 Hardware Manual.pdf|page=303}} | ||
+ | :* 2x MULT multiplier DSP: 57.27272 MOPS{{ref|MOPS (million operations per second)|group=fn}} fixed-point math (28.63636 MOPS per SH-2){{ref|1 operation per cycle{{fileref|Hitachi SuperH Programming Manual.pdf|page=31}}|group=fn}} | ||
+ | :* 2x DIVU division units: 16/32/64-bit division,{{fileref|SH7604 Hardware Manual.pdf|page=303}} 1,468,531 divides/sec{{ref|39 cycles per divide{{fileref|Hitachi SuperH Programming Manual.pdf|page=155}}|group=fn}} | ||
+ | * [[wikipedia:Bus (computing)|Bus]] width: 64‑bit (2× 32‑bit) internal, 32‑bit external{{fileref|ST-103-R1-040194.pdf}} | ||
+ | * Word length: 32-bit | ||
+ | * Supports [[wikipedia:Master/slave (technology)|Master/Slave]] configuration with dual SH-2 | ||
+ | |||
+ | ==Documentation== | ||
+ | <gallery> | ||
+ | SH7604 Hardware Manual.pdf|Hardware manual | ||
+ | SH-1 SH-2 CPU Core Architecture.pdf|Programming manual | ||
+ | Hitachi SuperH Programming Manual.pdf|Programming manual | ||
+ | </gallery> | ||
+ | |||
+ | ==Footnotes== | ||
+ | {{multicol| | ||
+ | <references group="fn"/> | ||
+ | }} | ||
==References== | ==References== | ||
+ | {{multicol| | ||
<references/> | <references/> | ||
− | + | }} | |
− |
Latest revision as of 21:15, 25 May 2024
![]() |
This article needs cleanup. This article needs to be edited to conform to a higher standard of article quality. After the article has been cleaned up, you may remove this message. For help, see the How to Edit a Page article. |
![]() |
SH-2 |
---|
Designer: Hitachi |
The SH-2 is a 32-bit RISC processor developed by Hitachi (and currently produced by Renesas) as part of the SuperH family. It is used by the Sega 32X and the Sega Saturn.
![]() |
This article needs to be rewritten. This article needs to be rewritten to conform to a higher standard of article quality. After the article has been rewritten, you may remove this message. For help, see the How to Edit a Page article. |
The Sega Saturn is powered by two SH-2 processors running in a Master/Slave configuration. These particular SH-2 chips run at 28.6364 MHz (versions were developed which ran as high as 40 MHz), and are capable of processing up to 37.227268 MIPS each (1.3 MIPS per MHz),[1][2] for a combined rating of 74.45464 MIPS (MIPS however, is not a true indication of processor performance in many cases). Each SH-2 comes with an internal 4 KB RAM cache in order to speed up processing tasks.
“ |
The SH-2 is a small (2 cm square) but fast RISC chip that has been designed primarily to process graphics. Like all RISC processors, it's more streamlined that conventional CISC-based chips and carries out instructions in far fewer clock cycles. |
„ |
— Next Generation [3] |
Technical specifications
- Clock rate: 28.63636 MHz[4][5][6]
- CPU core: 32‑bit RISC instructions/registers, 37.227268 MIPS (1.3 MIPS per MHz),[1][2] up to 2 instructions per cycle[7]
- DMA unit: DMAC (Direct Memory Access Controller),[8] parallel processing[9]
- 2 internal fixed‑point math processors:[10] MULT multiplier DSP,[8][11][12] DIVU division unit,[8][11] parallel processing[13]
- Bus width: 64‑bit (2× 32‑bit) internal, 32‑bit external[16]
- Word length: 32-bit
- Supports Master/Slave configuration with dual SH-2
Documentation
Footnotes
References
- ↑ 1.0 1.1 File:SH-2A.pdf, page 2
- ↑ 2.0 2.1 SH7040, SH7041, SH7042, SH7043, SH7044, SH7045, Renesas
- ↑ Next Generation, "February 1995" (US; 1995-01-24), page 42
- ↑ Sega Saturn hardware notes (2004-04-27)
- ↑ File:Hitachi SuperH Programming Manual.pdf
- ↑ File:SH7604 Hardware Manual.pdf
- ↑ File:Hitachi SuperH Programming Manual.pdf, page 390
- ↑ 8.0 8.1 8.2 File:SH7604 Hardware Manual.pdf, page 3
- ↑ File:SH7604 Hardware Manual.pdf, page 219
- ↑ File:Sega Service Manual - Sega Saturn (PAL) - 013-1 - June 1995.pdf
- ↑ 11.0 11.1 File:SH7604 Hardware Manual.pdf, page 22
- ↑ File:ST-103-R1-040194.pdf, page 23
- ↑ 13.0 13.1 File:SH7604 Hardware Manual.pdf, page 303
- ↑ File:Hitachi SuperH Programming Manual.pdf, page 31
- ↑ File:Hitachi SuperH Programming Manual.pdf, page 155
- ↑ File:ST-103-R1-040194.pdf