Difference between revisions of "SH-2"
From Sega Retro
| Line 5: | Line 5: | ||
"The SH2 is a small (2 cm square) but fast RISC chip that has been designed primarily to process graphics. Like all RISC processors, it's more streamlined that conventional CISC-based chips and carries out instructions in far fewer clock cycles." — ''Next Generation'' | "The SH2 is a small (2 cm square) but fast RISC chip that has been designed primarily to process graphics. Like all RISC processors, it's more streamlined that conventional CISC-based chips and carries out instructions in far fewer clock cycles." — ''Next Generation'' | ||
| + | |||
| + | ==Technical specifications== | ||
| + | * Clock rate: 28.63636 MHz{{intref|Sega Saturn hardware notes (2004-04-27)}}{{fileref|Hitachi SuperH Programming Manual.pdf}}{{fileref|SH7604 Hardware Manual.pdf}} | ||
| + | ** CPU core: 32‑bit [[wikipedia:Reduced instruction set computing|RISC]] instructions/[[wikipedia:Processor register|registers]], 37.227268 [[wikipedia:Instructions per second|MIPS]] (1.3 MIPS per MHz),{{fileref|SH-2A.pdf|page=2}}{{ref|[https://www.renesas.com/en-eu/products/microcontrollers-microprocessors/superh/sh7040/sh7040.html SH7040, SH7041, SH7042, SH7043, SH7044, SH7045], Renesas}} up to 2 instructions per cycle{{fileref|Hitachi SuperH Programming Manual.pdf|page=390}} | ||
| + | ** DMA unit: DMAC (Direct Memory Access Controller),{{fileref|SH7604 Hardware Manual.pdf|page=3}} parallel processing{{fileref|SH7604 Hardware Manual.pdf|page=219}} | ||
| + | ** 2 internal [[wikipedia:Fixed-point arithmetic|fixed‑point]] math processors:{{fileref|Sega Service Manual - Sega Saturn (PAL) - 013-1 - June 1995.pdf}} MULT multiplier DSP,{{fileref|SH7604 Hardware Manual.pdf|page=3}}{{fileref|SH7604 Hardware Manual.pdf|page=22}}{{fileref|ST-103-R1-040194.pdf|page=23}} DIVU division unit,{{fileref|SH7604 Hardware Manual.pdf|page=3}}{{fileref|SH7604 Hardware Manual.pdf|page=22}} parallel processing{{fileref|SH7604 Hardware Manual.pdf|page=303}} | ||
| + | *** MULT multiplier DSP: 28.63636 MOPS fixed-point math (1 operation per cycle){{fileref|Hitachi SuperH Programming Manual.pdf|page=31}} | ||
| + | *** DIVU division unit: 16/32/64-bit division,{{fileref|SH7604 Hardware Manual.pdf|page=303}} 734,265 divides/sec (39 cycles per divide){{fileref|Hitachi SuperH Programming Manual.pdf|page=155}} | ||
| + | ** [[wikipedia:Bus (computing)|Bus]] width: 64‑bit (2× 32‑bit) internal, 32‑bit external{{fileref|ST-103-R1-040194.pdf}} | ||
| + | ** Word length: [[32-bit era|32-bit]] | ||
| + | ** Supports [[wikipedia:Master/slave (technology)|Master/Slave]] configuration with dual SH-2 | ||
==Documentation== | ==Documentation== | ||
Revision as of 08:27, 6 November 2016
The SH-2 is a 32-bit RISC processor developed by Hitachi (and currently produced by Renesas) as part of the SuperH family.
 |
This article needs to be rewritten. This article needs to be rewritten to conform to a higher standard of article quality. After the article has been rewritten, you may remove this message. For help, see the How to Edit a Page article. |
The Sega Saturn is powered by two Hitachi SH2, 32-bit RISC processors. These particular SH-2 chips run at 28.6364 MHz (versions were developed which ran as high as 40 MHz), and are capable of processing up to 37.22732 million instructions per second (MIPS) each (1.3 MIPS per MHz),[1][2] for a combined rating of 74.45464 MIPS (MIPS however, is not a true indication of processor performance in many cases). Each SH2 comes with an internal 4 KB RAM cache in order to speed up processing tasks.
"The SH2 is a small (2 cm square) but fast RISC chip that has been designed primarily to process graphics. Like all RISC processors, it's more streamlined that conventional CISC-based chips and carries out instructions in far fewer clock cycles." — Next Generation
Technical specifications
- Clock rate: 28.63636 MHz[3][4][5]
- CPU core: 32‑bit RISC instructions/registers, 37.227268 MIPS (1.3 MIPS per MHz),[1][2] up to 2 instructions per cycle[6]
- DMA unit: DMAC (Direct Memory Access Controller),[7] parallel processing[8]
- 2 internal fixed‑point math processors:[9] MULT multiplier DSP,[7][10][11] DIVU division unit,[7][10] parallel processing[12]
- Bus width: 64‑bit (2× 32‑bit) internal, 32‑bit external[15]
- Word length: 32-bit
- Supports Master/Slave configuration with dual SH-2
Documentation
Hardware Manual
Programming Manual
References
- ↑ 1.0 1.1 File:SH-2A.pdf, page 2
- ↑ 2.0 2.1 SH7040, SH7041, SH7042, SH7043, SH7044, SH7045, Renesas
- ↑ Sega Saturn hardware notes (2004-04-27)
- ↑ File:Hitachi SuperH Programming Manual.pdf
- ↑ File:SH7604 Hardware Manual.pdf
- ↑ File:Hitachi SuperH Programming Manual.pdf, page 390
- ↑ 7.0 7.1 7.2 File:SH7604 Hardware Manual.pdf, page 3
- ↑ File:SH7604 Hardware Manual.pdf, page 219
- ↑ File:Sega Service Manual - Sega Saturn (PAL) - 013-1 - June 1995.pdf
- ↑ 10.0 10.1 File:SH7604 Hardware Manual.pdf, page 22
- ↑ File:ST-103-R1-040194.pdf, page 23
- ↑ 12.0 12.1 File:SH7604 Hardware Manual.pdf, page 303
- ↑ File:Hitachi SuperH Programming Manual.pdf, page 31
- ↑ File:Hitachi SuperH Programming Manual.pdf, page 155
- ↑ File:ST-103-R1-040194.pdf