Sega Model 2
From Sega Retro
Sega Model 2  

Manufacturer: Sega  
Variants: Model 2ACRX, Model 2BCRX, Model 2CCRX  
Addons: DSB1/DSB2 (Model 2CCRX)  

The Sega Model 2 (モデル2) is an arcade system board originally debuted by Sega in 1993 as a successor to the Sega Model 1 board. It is an extension of the Model 1 hardware, most notably introducing the concept of texturemapped polygons, allowing for more realistic 3D graphics for its time.
The Model 2 board was an important milestone for the arcade industry, and helped launch several key arcade franchises of the 1990s, including Daytona USA, Virtua Cop, Sega Rally Championship, Dead or Alive, Virtua Striker, Cyber Troopers VirtualOn and The House of the Dead.
Contents
Hardware
The Model 2 was designed as the direct successor to the Model 1, and like its predecessor was released as a set of printed circuit boards to arcade operators, or packaged in bespoke cabinets created by Sega. It came into existence when General Electric approached Sega with some realtime texture mapping ASICs, which led to a commercial partnership in August 1992^{[3]}. The board took about a year to produce^{[3]}.
The most noticeable improvement of the Model 2 over the Model 1 is texture mapping, which enables polygons to be painted with bitmap images, as opposed to the limited monotone flat shading that the previous board supported. The Model 2 also introduced the use of texture filtering and texture antialiasing,^{[4]} as well as trilinear filtering.^{[2]} It was the most powerful game system in its time, equivalent to the power of a PC graphics card in 1998, five years after the Model 2's release.^{[2]} It can handle 300,000 polygons per second^{[3]}.
There are in fact four versions of the system: the original Model 2, and the Model 2ACRX, Model 2BCRX and Model 2CCRX variants. The Model 2 and 2ACRX use a custom DSP with internal code for the geometrizer, while 2BCRX and 2CCRX use well documented DSPs and upload the geometrizer code at startup to the DSP.
According to Yu Suzuki, the Sega Model 2BCRX arcade system board developed for Fighting Vipers "has a slightly faster processing speed" and "a higher response to displaying more polygons".^{[5]}
Technical specifications
Model 2
 Board composition: CPU Board, Video Board, Communication Board, ROM Board, Sound Board, Feedback Driver Board^{[6]}
 Revisions: CPU Board 83710071 (50 MHz), Video Board 83710072 (50 MHz), Communication Board 83710537, ROM Board 83410798, Sound Board 8378679 (20 MHz), Drive Board 83810646^{[7]}
 Fixedpoint arithmetic: 32‑bit RISC instructions @ 25 MIPS^{[10]}
 Floatingpoint unit: 32/64/80‑bit operations @ 13.6 MFLOPS^{[9]}
 Bus width: 32‑bit
 Communication Board: 8 MHz^{[7]}^{[11]} (1.16 MIPS)
 Feedback Driver: 4 MHz^{[6]} (0.58 MIPS)
Sound
 Sound CPU: Motorola 68000 @ 10 MHz (16/32‑bit instructions @ 1.75 MIPS)
 Sound chip: 2x Sega 315‑5560 Custom MultiPCM
Graphics
Graphical specifications of the Sega Model 2:^{[13]}^{[6]}^{[14]}
 GPU:
 GPU Geometry Engine DSP coprocessors: 6x Fujitsu TGP MB86234 @ 16 MHz^{[15]}^{[16]}^{[7]}
 Revisions: 315‑5673, 315‑5677, 2x 315‑5678, 2x 315‑5679 (later updated with 2x 315‑5679B in 1994)
 Coprocessor abilities: Floating decimal point operation function, axis rotation operation function, 3D matrix operation function, ALU, DMA controllers, T&L (transform, clipping, lighting)^{[17]}
 Instruction set: 32‑bit instructions, 480 MIPS (80 MIPS each)^{[n 1]}
 Fixedpoint arithmetic: 192 MIPS (32 MIPS each)^{[n 2]}
 Floatingpoint units: 96 MFLOPS (16 MFLOPS each)^{[n 3]}
 Bus width: 192‑bit (32‑bit each)
 Notes: Located on CPU Board. DSP are modified by Sega with custom microcode for coprocessor and T&L capabilities.^{[17]}
 GPU graphics card: Sega Video Board 83710072 @ 50 MHz^{[7]}^{[19]}
 Sega Zsorting & clipping chipset: 315‑5644 (32 MHz), 315‑5645 (32 MHz), 315‑5712 (40 MHz), 2x 315‑5725 (50 MHz)
 Lockheed Martin rasterization & texture mapping processors: 315‑5646 (50 MHz), 315‑5647 (50 MHz)
 Sega System 24 tilemap engine: 315‑5292 tilemap generator (32 MHz)^{[20]}^{[21]}
 Display: Up to 50inch display^{[22]}
 Display resolution: 496×384 pixels, 24 Hz HSync, progressive scan (noninterlaced), doublebuffering^{[13]}
 Overscan resolution: 656×496
 Pixel clock rate: 19.523 MHz
 Refresh rate: 60 Hz, 57.52416 Hz, 30 Hz^{[13]}
 Frame rate: 60 FPS,^{[23]} 57.52416 FPS, 30 FPS
 Color depth: 65,536 (16bpp), 16,777,216 (24bpp),^{[24]} 256 (8bpp)
 Graphical hardware features: Flat shading, texture mapping, perspective correction, texture filtering, texture antialiasing, microtexture, diffuse reflection, specular reflection, specular lighting, alpha blending, transparency, rasterization, mipmapping, LOD,^{[13]} Zbuffering, point sampling, bilinear filtering, trilinear filtering^{[2]}
 Texture map resolution: Up to 1024×2048 pixels
 Microtexture size: Up to 128×128 pixels
 Arithmetic: 110 MFLOPS (floatingpoint), 210 MIPS (fixedpoint)^{[n 4]}
 Additions: 61 million adds/sec (floatingpoint), 110 million adds/sec (fixedpoint)^{[n 5]}
 Multiplications: 61 million multiplies/sec (floatingpoint), 110 million multiplies/sec (fixedpoint)^{[n 6]}
 Divisions: 30 million divides/sec^{[n 7]}
 Geometry transformations: 6 million vertices/sec,^{[n 8]} 2 million polygons/sec^{[n 9]}
 Flat lighting: 1.2 million polygons/sec (floatingpoint),^{[n 10]} 2 million polygons/sec (fixedpoint)^{[n 11]}
 Specular lighting: 900,000 polygons/sec^{[n 12]}
 Gouraud lighting: 880,000 polygons/sec (floatingpoint),^{[n 13]} 1.5 million polygons/sec (fixedpoint)^{[n 14]}
 Polygons: 100 MPixels/s (16bpp), 200 MPixels/s (8bpp)^{[n 15]}
 Tilemaps: 15 MPixels/s (16bpp), 30 MPixels/s (8bpp), 61 MPixels/s (4bpp)^{[n 16]}
 Polygon rendering performance: 100 MPixels/s, 900,000 vectors/sec
 Texture mapping performance: 100 MTexels/s, lighting
 900,000 polygons/sec: Specular, 100texel polygons
 500,000 polygons/sec:^{[24]} Specular, 200texel polygons
 300,000 polygons/sec: All hardware effects,^{[27]} trilinear filtering,^{[2]} specular, 300texel polygons
 300,000 polygons/sec: Gouraud shading (software), 32texel polygons^{[n 17]}
 Hardware support: Motion capture
Memory
 Memory: Up to 62 MB (10,881 KB main, 35,460 KB video, 16,960 KB audio, 18 KB other)
 System RAM: 9776 KB (9.546875 MB)^{[13]}
 Internal processor cache: 36.75 KB
 CPU cache: 768 bytes^{[8]}
 TGP internal RAM cache: 36 KB (6 KB per TGP)^{[16]}
 Game ROM: Up to 54.25 MB
Bandwidth
 System RAM bandwidth: 982 MB/s
 Main RAM bandwidth: 78.7 MB/s
 i960: 66.7 MB/s^{[30]}
 Z80: 12 MB/s^{[n 18]}
 VRAM bandwidth: 883.34066 MB/s^{[7]}^{[19]}
 TGP: 384 MB/s^{[n 19]}
 Video Board: 499.34066 MB/s
 315‑5292 & 315‑5644: 30.769232 MB/s^{[n 20]}
 315‑5645: 28.571428 MB/s^{[n 21]}
 315‑5646 & 315‑5647: 400 MB/s^{[n 22]}
 315‑5712: 40 MB/s^{[n 23]}
 Audio RAM bandwidth: 20 MB/s^{[n 24]}
 Internal processor cache bandwidth: 484 MB/s
 CPU cache: 100 MB/s^{[n 25]}
 TGP internal RAM cache: 384 MB/s^{[n 26]}
 Game ROM bandwidth: 933–1000 MB/s^{[n 27]}^{[7]}^{[6]}
 EPROM: 133–200 MB/s^{[n 28]}
 MROM: 800 MB/s^{[n 29]}
Model 2ACRX
Model 2ACRX, released in 1994, featured upgraded sound capabilities and increased ROM capacity:
 Sound CPU: Motorola 68000 @ 12 MHz (16/32‑bit instructions @ 2.1 MIPS)
 Sound chip: Yamaha SCSP
 Memory: Up to 142 MB (35,969 KB main, 90,244 KB video, 16,960 KB audio, 2064 KB other)
 System RAM: 9776 KB (9.546875 MB)
 Main RAM: 1152 KB (1.125 MB)
 VRAM: 5984 KB (5.84375 MB)
 Audio RAM: 576 KB
 Other RAM: 2064 KB (2.015625 MB)
 Internal processor cache: 36.75 KB
 CPU cache: 768 bytes
 TGP internal RAM cache: 36 KB
 Game ROM: Up to 132.25 MB (34 MB main, 82.25 MB video,^{[37]} 16 MB audio)
Model 2BCRX
Model 2BCRX, released in 1995, featured upgraded geometry engine DSP coprocessors and increased VRAM:^{[13]}
 GPU Geometry Engine DSP coprocessors: 2x ADSP21062 SHARC @ 40 MHz^{[38]}
 Coprocessor abilities: Floating decimal point operation function, axis rotation operation function, 3D matrix operation function, SOC, ALU, T&L
 Fixedpoint instructions: 32‑bit instructions, 80 MIPS (40 MIPS each)
 Floatingpoint units: 32/40‑bit operations, 240 MFLOPS (120 MFLOPS each), 80 MAC operations/sec (40 MACs/sec each)
 Data bus width: 96‑bit (48‑bit each)
 DMA controllers: 20 DMA channels (10 channels each), 80 MHz memory access (dual memory access) per SHARC, 480 MB/s transfer rate (240 MB/s each)
 Lighting calculations: 240 MFLOPS
 Flat lighting: 1.8 million polygons/sec (floatingpoint)^{[n 30]}
 Specular lighting: 1.5 million polygons/sec^{[n 31]}
 Gouraud lighting: 1.3 million polygons/sec (floatingpoint)^{[n 32]}
 Rendering fillrate: 130 MPixels/s (16bpp), 270 MPixels/s (8bpp), 300 MPixels/s (4bpp)
 Polygons: 120 MPixels/s (16bpp),^{[n 33]} 240 MPixels/s (8bpp)
 Tilemaps: 15 MPixels/s (16bpp), 30 MPixels/s (8bpp), 61 MPixels/s (4bpp)
 Texture mapping performance: 120 MTexels/s, lighting
 900,000 polygons/sec: Specular, 130texel polygons
 600,000 polygons/sec: Specular, 200texel polygons
 300,000 polygons/sec: Gouraud shading (software), 32texel polygons^{[n 34]}
 System RAM: 18,388 KB (17.957031 MB)^{[6]}
 Internal processor cache: 512.75 KB
 CPU cache: 768 bytes
 DSP internal RAM cache: 512 KB SRAM (256 KB per DSP)^{[38]}
 Game ROM: Up to 132.25 MB (34 MB main, 82.25 MB video, 16 MB audio)
 System RAM bandwidth: 1.1 GB/s
 Main RAM bandwidth: 112 MB/s
 VRAM bandwidth: 979.34066 MB/s
 SHARC: 480 MB/s (2x 240 MB/s)^{[39]}
 Video Board: 499.34066 MB/s
 Audio RAM bandwidth: 20 MB/s
Model 2CCRX
Model 2CCRX, released in 1996, featured an upgraded GPU chipset and optional MPEG sound boards:
 GPU geometry coprocessors: 2x Fujitsu TGPx4 MB86235 @ 40 MHz^{[13]}^{[40]}
 Coprocessor capabilities: Geometry Engine DSP, floating decimal point operation function, axis rotation operation function, 3D matrix operation function, ALU, DMA, T&L
 Bus width: 192‑bit (96‑bit each; 64‑bit SDRAM, 32‑bit SRAM)
 GPU rendering processors: 2x Fujitsu MB86271 AGP (Advanced Graphics Processor) @ 60 MHz^{[41]}
 Capabilities: Hardware rendering, DMA
 Fixedpoint arithmetic: 32/64‑bit instructions, 240 MIPS (120 MIPS each)
 GPU Zsorters: 2x Fujitsu MB86272^{[41]}
 Capabilities: Zsorting, clipping
 Graphical hardware features: Gouraud shading, hidden surface, Zbuffering, point sampling, bilinear filtering, trilinear filtering^{[42]}
 Rendering fillrate: 200 MPixels/s (16bpp), 400 MPixels/s (8bpp), 430 MPixels/s (4bpp)
 Polygons: 188 MPixels/s (16bpp),^{[n 35]} 376 MPixels/s (8bpp)
 Tilemaps: 15 MPixels/s (16bpp), 30 MPixels/s (8bpp), 61 MPixels/s (4bpp)
 Texture mapping performance: 188 MTexels/s, lighting, specular,^{[13]} alpha blending^{[40]}
 900,000 polygons/sec: 150texel polygons^{[n 36]}
 600,000 polygons/sec: Zsorting,^{[n 37]} 400texel polygons
 520,000 polygons/sec: Gouraud shading,^{[n 38]} 150texel polygons^{[n 39]}
 360,000 polygons/sec: Gouraud shading, Zsorting,^{[n 40]} 300texel polygons
 Optional MPEG sound board: DSB1
 Sound CPU: Zilog Z80 (8/16‑bit instructions)
 Sound chip: NEC µD65654GF102
 Optional MPEG sound board: DSB2
 Sound CPU: Motorola 68000 (16/32‑bit instructions)
 Sound chip: NEC µD65654GF102
List of games
Model 2
 Daytona USA (1993)
 Daytona USA Deluxe '93 (1993)
 Desert Tank (1994)
 Virtua Cop (1994)
Model 2ACRX
 Virtua Fighter 2 (1994)
 Manx TT Superbike (1995)
 Sega Rally Championship (1995)
 Sky Target (1995)
 Virtua Cop 2 (1995)
 Dead or Alive (1996)
 Dynamite Baseball (1996)
 Dynamite Cop (1996)
 Pilot Kids (1999)
 Virtua Fighter 2.1 (1996)
 Motor Raid (1997)
 Zero Gunner (1997)
Model 2BCRX
 Fighting Vipers (1995)
 Gunblade NY (1995)
 Indy 500 (1995)
 Rail Chase 2 (1995)
 Virtua Striker (1995)
 Dead or Alive (1996)
 Dynamite Baseball (1996)
 Dynamite Cop (1996)
 Last Bronx (1996)
 Pilot Kids (1999)
 Sonic the Fighters (1996)
 Super GT 24H (1996)
 Cyber Troopers VirtualOn (1996)
 Dynamite Baseball 97 (1997)
 Zero Gunner (1997)
Model 2CCRX
 Dynamite Cop (1996)
 Over Rev (1997)
 Power Sled (1996)
 Sega Ski Super G (1996)
 Sega Touring Car Championship (1996)
 Sega Water Ski (1996)
 Wave Runner (1996)
 The House of the Dead (1997)
 Top Skater (1997)
 Behind Enemy Lines (1998)
Other
 Ultimate Domain (unreleased)  Developed by Atlus. Previewed in Mean Machines Sega #51.
History
The Model 2's development was led by famed game designer Yu Suzuki and his team at Sega AM2^{[46]} as part of a joint project between Sega, Fujitsu and GE Aerospace (acquired by Martin Marietta in 1993, now part of Lockheed Martin). Sega developed the polygon geometry engine inhouse^{[14]}, using Fujitsu coprocessors DSP coprocessors that were modified with Sega's custom microcode for hardware T&L capabilities^{[17]} (it would be years before hardware T&L would appear on consumer home systems). This was then combined with GE Aerospace's expensive texturemapping technology,^{[14]} which Suzuki's team condensed into a more affordable chipset.
Suzuki stated that the Model 2's texture mapping chip originated "from military equipment from Lockheed Martin, which was formerly General Electric Aerial & Space's textural mapping technology. It cost $2 million USD to use the chip. It was part of flightsimulation equipment that cost $32 million. I asked how much it would cost to buy just the chip and they came back with $2 million. And I had to take that chip and convert it for video game use, and make the technology available for the consumer at 5,000 yen ($50)" per machine. He said "it was tough but we were able to make it for 5,000 yen. Nobody at Sega believed me when I said I wanted to purchase this technology for our games."^{[46]} Suzuki stated that, in "the end," it "was a hit and the industry gained massproduced texturemapping as a result." For Virtua Fighter 2, he also utilized motion capture technology, introducing it to the game industry.^{[47]}
There were also issues working on the new CPU,^{[46]} the Intel i960KB, which had just released in 1993^{[9]}. Suzuki stated that when working "on a brand new CPU, the debugger doesn't exist yet. The latest hardware doesn't work because it's full of bugs. And even if a debugger exists, the debugger itself is full of bugs. So, I had to debug the debugger. And of course with new hardware there's no library or system, so I had to create all of that, as well. It was a brutal cycle."^{[46]}
In a late 1998 interview, Read3D's Jon Lenyo, a former employee of GE Aerospace (later Lockheed Martin), stated that Sega's development for the Model 2 can be traced back as early as November 1990, when he and other GE Aerospace employees visited Sega and demonstrated the trilinear texture filtering and shading capabilities of their technology. As Sega was already working on the Sega Model 1 internally, they eventually incorporated GE Aerospace's technology into the Model 2.^{[2]}
The arcade board debuted along with Daytona USA, a game which was finished and copyrighted in 1993, and debuted at the Amusement Machine Show 1993^{[48]}.
Despite its high price tag of around $15,000 (equivalent to $25,000 in 2014), the Model 2 platform was very successful. It featured some of the highest grossing arcade games of all time, including Daytona USA, Virtua Fighter 2, Cyber Troopers VirtualOn, The House of the Dead, and Dead or Alive, to name a few. Sega sold over 33,000 units of the Model 2 in its first year,^{[49]} followed by 65,000 units annually,^{[2]} and eventually sold over 130,000 units by 1996, amounting to $2 billion revenue from hardware cabinet sales^{[n 41]} (over $3 billion with inflation), making it one of the bestselling arcade systems of all time.
The Model 2 was succeeded in 1996 by the Sega Model 3, which in turn was succeeded by the Sega NAOMI, Sega Hikaru and Sega NAOMI 2.
Magazine articles
 Main article: Sega Model 2/Magazine articles.
Photo gallery
A typical ROM (Virtua Cop)
Model 2A ROM (Dead or Alive)
Official Sega of Japan photograph of the Model 2B CRX
Notes
 ↑ [5 instructions per cycle^{[18]} 5 instructions per cycle^{[18]}]
 ↑ MAC (multiply–accumulate) operation (multiply and add) per cycle^{[18]}
 ↑ [1 operation per cycle (2 cycles per MAC operation)^{[18]} 1 operation per cycle (2 cycles per MAC operation)^{[18]}]
 ↑ [TGP: 96 MFLOPS, 192 MIPS^{[16]}
i960: 13.6 MFLOPS, 25 MIPS^{[9]} TGP: 96 MFLOPS, 192 MIPS^{[16]}
i960: 13.6 MFLOPS, 25 MIPS^{[9]}]  ↑ [TGP: 48 million adds/sec (floatingpoint), 96 million adds/sec (fixedpoint)^{[25]}
i960: 13.6 million adds/sec (floatingpoint), 25 million adds/sec (fixedpoint) TGP: 48 million adds/sec (floatingpoint), 96 million adds/sec (fixedpoint)^{[25]}
i960: 13.6 million adds/sec (floatingpoint), 25 million adds/sec (fixedpoint)]  ↑ [TGP: 48 million multiplies/sec (floatingpoint), 96 million multiplies/sec (fixedpoint)^{[25]}
i960: 13.6 million multiplies/sec (floatingpoint), 25 million multiplies/sec (fixedpoint) TGP: 48 million multiplies/sec (floatingpoint), 96 million multiplies/sec (fixedpoint)^{[25]}
i960: 13.6 million multiplies/sec (floatingpoint), 25 million multiplies/sec (fixedpoint)]  ↑ [Zsorting & clipping chipset, 32 MHz Zsorting & clipping chipset, 32 MHz]
 ↑ [TGP: 5,333,333 vertices/sec, 18 cycles (9 MAC operations) per vertex^{[13]}
i960: 755,555 vertices/sec, 18 floatingpoint operations (9 MAC operations) per vertex TGP: 5,333,333 vertices/sec, 18 cycles (9 MAC operations) per vertex^{[13]}
i960: 755,555 vertices/sec, 18 floatingpoint operations (9 MAC operations) per vertex]  ↑ [3 vertices per triangle polygon 3 vertices per triangle polygon]
 ↑ [TGP: 1,043,478 polygons/sec, 92 cycles (46 MAC operations) per polygon^{[13]}
i960: 147,826 polygons/sec, 92 floatingpoint operations (46 MAC operations) per polygon TGP: 1,043,478 polygons/sec, 92 cycles (46 MAC operations) per polygon^{[13]}
i960: 147,826 polygons/sec, 92 floatingpoint operations (46 MAC operations) per polygon]  ↑ [46 cycles (46 MAC operations) per polygon^{[13]} 46 cycles (46 MAC operations) per polygon^{[13]}]
 ↑ [102 cycles (51 MAC operations) per polygon^{[13]} 102 cycles (51 MAC operations) per polygon^{[13]}]
 ↑ [TGP: 774,193 polygons/sec, 124 cycles (62 MAC operations) per polygon^{[13]}^{[26]}
i960: 109,677 polygons/sec, 124 floatingpoint operations (62 MAC operations) per polygon TGP: 774,193 polygons/sec, 124 cycles (62 MAC operations) per polygon^{[13]}^{[26]}
i960: 109,677 polygons/sec, 124 floatingpoint operations (62 MAC operations) per polygon]  ↑ [62 cycles (62 MAC operations) per polygon^{[13]}^{[26]} 62 cycles (62 MAC operations) per polygon^{[13]}^{[26]}]
 ↑ [400 MB/s polygon rendering bandwidth (2x 32‑bit, 50 MHz) 400 MB/s polygon rendering bandwidth (2x 32‑bit, 50 MHz)]
 ↑ [30.769232 MB/s tilemap generator bandwidth (2x 16‑bit, 7.692308 MHz) 30.769232 MB/s tilemap generator bandwidth (2x 16‑bit, 7.692308 MHz)]
 ↑ [163 cycles (124 cycles geometry, 39 raster operations) per polygon, 175 cycles per 4scanline polygon (3 operations/scanline per polygon),^{[28]}^{[29]} 271 cycles per 32pixel polygon (3 cycles per pixel) 163 cycles (124 cycles geometry, 39 raster operations) per polygon, 175 cycles per 4scanline polygon (3 operations/scanline per polygon),^{[28]}^{[29]} 271 cycles per 32pixel polygon (3 cycles per pixel)]
 ↑ [2x 8‑bit, 8/4 MHz 2x 8‑bit, 8/4 MHz]
 ↑ [6x 32‑bit, 16 MHz^{[31]} 6x 32‑bit, 16 MHz^{[31]}]
 ↑ [2x 16‑bit, 7.692308 MHz^{[32]} 2x 16‑bit, 7.692308 MHz^{[32]}]
 ↑ [16‑bit, 14.285714 MHz^{[33]} 16‑bit, 14.285714 MHz^{[33]}]
 ↑ [2x 32‑bit, 50 MHz 2x 32‑bit, 50 MHz]
 ↑ [8‑bit, 40 MHz^{[34]} 8‑bit, 40 MHz^{[34]}]
 ↑ [16‑bit, 10 MHz 16‑bit, 10 MHz]
 ↑ [32‑bit, 25 MHz 32‑bit, 25 MHz]
 ↑ [6x 32‑bit, 16 MHz 6x 32‑bit, 16 MHz]
 ↑ [5x 32‑bit 5x 32‑bit]
 ↑ [32‑bit, 33–50 MHz, 20–30 ns^{[35]}^{[36]} 32‑bit, 33–50 MHz, 20–30 ns^{[35]}^{[36]}]
 ↑ [4x 32‑bit, 50 MHz 4x 32‑bit, 50 MHz]
 ↑ [46 MAC operations per polygon:^{[13]} 1,739,130 polygons/sec (SHARC), 147,826 polygons/sec (i960) 46 MAC operations per polygon:^{[13]} 1,739,130 polygons/sec (SHARC), 147,826 polygons/sec (i960)]
 ↑ [51 MAC operations per polygon^{[13]} 51 MAC operations per polygon^{[13]}]
 ↑ [62 MAC operations per polygon:^{[13]}^{[26]} 1,290,322 polygons/sec (SHARC), 109,677 polygons/sec (i960) 62 MAC operations per polygon:^{[13]}^{[26]} 1,290,322 polygons/sec (SHARC), 109,677 polygons/sec (i960)]
 ↑ [2 megapixels per frame 2 megapixels per frame]
 ↑ [101 cycles (62 cycles geometry, 39 raster operations) per polygon, 113 cycles per 4scanline polygon (3 operations/scanline per polygon),^{[28]}^{[29]} 209 cycles per 32pixel polygon (3 cycles per pixel) 101 cycles (62 cycles geometry, 39 raster operations) per polygon, 113 cycles per 4scanline polygon (3 operations/scanline per polygon),^{[28]}^{[29]} 209 cycles per 32pixel polygon (3 cycles per pixel)]
 ↑ [94 megapixels/sec per GPU^{[43]} 94 megapixels/sec per GPU^{[43]}]
 ↑ [88 cycles per polygon,^{[44]} 266 fixedpoint instructions per polygon, 450,000 150pixel polygons/sec per GPU^{[45]} 88 cycles per polygon,^{[44]} 266 fixedpoint instructions per polygon, 450,000 150pixel polygons/sec per GPU^{[45]}]
 ↑ [272 floatingpoint operations per polygon 272 floatingpoint operations per polygon]
 ↑ [151 cycles per polygon^{[44]} 151 cycles per polygon^{[44]}]
 ↑ [250,000 150pixel polygons/sec per GPU^{[45]} 250,000 150pixel polygons/sec per GPU^{[45]}]
 ↑ [438 floatingpoint operations per polygon 438 floatingpoint operations per polygon]
 ↑ [130,000 units^{[50]} at $15,000 each^{[2]}^{[51]} 130,000 units^{[50]} at $15,000 each^{[2]}^{[51]}] (Wayback Machine: 20141104 19:07)
References
 ↑ ^{1.0} ^{1.1} Mean Machines Sega, "August 1994" (UK; 19940630), page 93
 ↑ ^{2.0} ^{2.1} ^{2.2} ^{2.3} ^{2.4} ^{2.5} ^{2.6} ^{2.7} Second Hand Smoke: One up, two down (October 22, 1999)
 ↑ ^{3.0} ^{3.1} ^{3.2} Edge, "June 1994" (UK; 19940428), page 49
 ↑ IGN PRESENTS THE HISTORY OF SEGA (page 8)
 ↑ File:SSM_UK_02.pdf, page 21
 ↑ ^{6.0} ^{6.1} ^{6.2} ^{6.3} ^{6.4} Sega Model 2 (MAME)
 ↑ ^{7.0} ^{7.1} ^{7.2} ^{7.3} ^{7.4} ^{7.5} Sega PCB
 ↑ ^{8.0} ^{8.1} File:I960 datasheet.pdf
 ↑ ^{9.0} ^{9.1} ^{9.2} ^{9.3} File:80960KB datasheet.pdf
 ↑ File:I960 datasheet.pdf, page 2
 ↑ http://pdf.datasheetarchive.com/indexerfiles/Scans068/DSA2IH00225160.pdf
 ↑ File:ST077R2052594.pdf
 ↑ ^{13.00} ^{13.01} ^{13.02} ^{13.03} ^{13.04} ^{13.05} ^{13.06} ^{13.07} ^{13.08} ^{13.09} ^{13.10} ^{13.11} ^{13.12} ^{13.13} ^{13.14} ^{13.15} ^{13.16} Sega Model 2 Geometry Engine and 3D Rasterizer (MAME)
 ↑ ^{14.0} ^{14.1} ^{14.2} Next Generation, "November 1995" (US; 19951024), page 16
 ↑ Sega Model 2 ROM Dump
 ↑ ^{16.0} ^{16.1} ^{16.2} File:MB86232 datasheet.pdf
 ↑ ^{17.0} ^{17.1} ^{17.2} TGP (MAME)
 ↑ ^{18.0} ^{18.1} ^{18.2} File:MB86232 datasheet.pdf, page 32
 ↑ ^{19.0} ^{19.1} Sega Model 2 Video Board
 ↑ Sega 16‑Bit Common Hardware, MAME
 ↑ Sega System 24 Hardware Notes (20130616)
 ↑ Electronic Gaming Monthly, "June 1994" (US; 1994xxxx), page 68
 ↑ File:VirtuaFighter2 Model2 Flyer.pdf, page 2
 ↑ ^{24.0} ^{24.1} Saturn maybe not so stellar (Game Zero Magazine)
 ↑ ^{25.0} ^{25.1} File:MB86232 datasheet.pdf, page 33
 ↑ ^{26.0} ^{26.1} ^{26.2} Design of Digital Systems and Devices (pages 9597)
 ↑ File:DaytonaUSA Model2 Flyer.pdf, page 2
 ↑ ^{28.0} ^{28.1} Transformation Of Rendering Algorithms For Hardware Implementation (page 53)
 ↑ ^{29.0} ^{29.1} File:32XUSHardwareManual.pdf, page 76
 ↑ File:80960KB datasheet.pdf, page 7
 ↑ File:TC5588P datasheet.pdf
 ↑ File:TC518128CPL datasheet.pdf
 ↑ File:MB84256A datasheet.pdf
 ↑ http://pdf.datasheetarchive.com/datasheetsmain/Datasheets39/DSA764435.pdf
 ↑ File:AM27C1024 datasheet.pdf
 ↑ File:MX27C1024 datasheet.pdf
 ↑ Dynamite Cop (MAME)
 ↑ ^{38.0} ^{38.1} File:ADSP2106 datasheet.pdf
 ↑ File:ADSP2106 datasheet.pdf, page 4
 ↑ ^{40.0} ^{40.1} File:3DGraphicsProcessorChipSet.pdf
 ↑ ^{41.0} ^{41.1} File:3DGraphicsProcessorChipSet.pdf, page 4
 ↑ File:3DCG System with Video Texturing.pdf
 ↑ File:3DGraphicsProcessorChipSet.pdf, page 12
 ↑ ^{44.0} ^{44.1} File:3DGraphicsProcessorChipSet.pdf, page 8
 ↑ ^{45.0} ^{45.1} File:3DGraphicsProcessorChipSet.pdf, page 11
 ↑ ^{46.0} ^{46.1} ^{46.2} ^{46.3} http://www.1up.com/features/disappearancesuzukipart1 (archive.today)
 ↑ Yu Suzuki recalls using military tech to make Virtua Fighter 2
 ↑ Electronic Gaming Monthly, "October 1993" (US; 1993xxxx), page 222
 ↑ Press release: 19950320: Lockheed Martin 3D Graphics Accelerator offers realtime PC visual system performance
 ↑ http://www.real3d.com/sega.html (Wayback Machine: 19971210 08:32)
 ↑ http://assemblergames.com/forums/showthread.php?47028EarlyconceptofDaytonaUSAatSummerCES1993NotonModel2butCompuScene (Wayback Machine: 20141104 19:07)
Sega Arcade Boards  

Originating in Arcades  
76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  00  01  02  03  04  05  06  07  08 
Fonz  Galaxian  Zaxxon  Appoooh  X Board  Model 2  Hikaru  Atomiswave  
Blockade  G80  HangOn / Space Harrier  Model 1  H1  Model 3  NAOMI 2  
VIC Dual  System 1  System 24  NAOMI  
VCO Object  LaserDisc  System SP  
System 2  System 18  
System 16  
OutRun  System 32  
Gigas  
Y Board  
Based on Consumer Hardware  
83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  00  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15 
SG1000  System E  System C  Triforce  EuropaR  RingEdge 2  
MegaTech System  Sega Titan Video  Chihiro  Nu  
Mega Play  Lindbergh  
RingEdge  
RingWide  
Hardware Series / Generations  
1960s  1970s  1980s  1990s  2000s  2010s  
Electromechanical systems  Sega System series  Sega NAOMI series  
Discrete logic systems  Super Scaler series  PostNAOMI systems  
PreSystem boards  Sega Model series 