Difference between revisions of "Sega NAOMI"

Revision as of 08:22, 17 October 2018

Sega NAOMI

Manufacturer: Sega

Variants: Sega NAOMI GD-ROM, Sega NAOMI Multiboard, Sega Dreamcast, Atomiswave, Sega Aurora

Add-ons: GD-ROM

Release	Date	RRP	Code
JP	1998-09	¥?	?
US	1998	$1,995^[1]	?
World	1998	?	?

The NAOMI (New Arcade Operation Machine Idea) is an arcade system released by Sega in 1998. It was designed as a successor to Sega Model 3 hardware, using a similar architecture to the Sega Dreamcast.

The NAOMI was succeeded by the Sega Hikaru and Sega NAOMI 2 boards, though having out-lasted the NAOMI 2, Hikaru and Sega Aurora. The Sega Chihiro, or possibly even the Sega Lindbergh, could also be seen as successors.

Hardware

The NAOMI shares the same basic system architecture as the Dreamcast, with both systems using the same Hitachi SH-4 CPU and Yamaha AICA based sound system, along with different revisions of the PowerVR Series 2 GPU architecture. While the CPU of the NAOMI and Dreamcast operate at the same clock frequency, the NAOMI packs twice as much system and graphics memory, four times as much sound memory, a faster PowerVR2 graphics processor, faster VRAM bandwidth,^{[n 1]} and FPGA with additional processing. Multiple NAOMI boards can also be 'stacked' together to achieve better graphics performance, or for a multi-monitor setup.

After The House of the Dead 2, a newer revision of the PowerVR2 graphics chip was used in subsequent NAOMI systems.^[2] According to VideoLogic's president and CEO, Hossein Yassaie, in September 1998: "With Dreamcast, PowerVR set out to create a new standard in 3D graphics for console gaming; now with Sega’s Naomi, we will deliver unprecedented levels of 3D performance to arcade systems".^[4]

Another key difference between NAOMI and Dreamcast lies in the game-media - the NAOMI primarily uses ROM PC (printed circuit) boards (i.e. large game cartridges) with up to 168 MB of usable data (more expensive but with faster loading), while the Dreamcast uses GD-ROM optical-storage with up to 1GB of storage (at the expense of load times). The NAOMI was extended in 1999 so that it could interface with GD-ROM-based arcade games. This system uses standard PC SDR-DIMM modules which are battery backed-up for storing game data. The game data is read from the GD-ROM at bootup, stored onto the SDR RAM to which the NAOMI reads from during game. This leaves less wear on the GD-ROM drive as it's only used when the memory is empty or corrupted, else it will use the SDR RAM for boot-up every subsequent power on after checking the data integrity. If the battery fails, the system is left turned off for several days or the game GD-ROM is changed, the game will be reloaded from the GD-ROM drive.

Along with the standard version, three more variants also exist:

First Edition — The initial release of NAOMI hardware was housed in an aluminium shell, similar in design to some versions of the earlier Model 2 and Model 3 system hardware. This version is known to be used in House of the Dead 2 arcade machines, with the game ROM board pre-installed inside the case. It is unknown whether this is a unique hardware variant specifically for House of the Dead 2, or whether it is compatible with later NAOMI releases. This prototype uses an earlier revision of the PowerVR2 graphics processor.^[2]
Multiboard — Several NAOMI motherboards joined onto a single board which connects the multiple boards together to created a more powerful parallel processing system.
Satellite Terminal — independent NAOMI cabinets connected to a master one, used first by Derby Owners Club.

NAOMI boards can be used in special game cabinets (NAOMI Universal Cabinet) where a theoretical maximum of sixteen boards can be used in a parallel processing format.

The NAOMI multiboard setup uses a different BIOS chip than a regular NAOMI to handle all the boards but the whole system only uses one copy of the game cartridge, of which only four games were released.

Technical Specifications

NAOMI Specifications

See Sega Dreamcast technical specifications for more details on the capabilities of the general Dreamcast/Naomi hardware architecture, though the specifications for the Naomi differ from the Dreamcast in various ways, as listed below.^[2]

Board composition: Motherboard, Internal ROM Board, Filter Board

1999 revision: Motherboard, Internal ROM Board, Filter Board, I/O Board

Operating systems:

Sega native operating system
Custom Windows CE, with DirectX 6.0, Direct3D and OpenGL support

Main

Main CPU: Hitachi SH-4 @ 200 MHz^[5]^[6]

Units: 128‑bit SIMD vector unit with graphic functions, 64‑bit floating‑point unit, 32‑bit fixed‑point unit
Bus width: 128‑bit internal, 64‑bit external
Bandwidth: 3.2 GB/s internal, 1.6 GB/s external
Fixed‑point performance: 360 MIPS^{[n 2]}
Floating‑point performance: 1.4 GFLOPS^{[n 3]}

MCU:

Main MCU: Sega Custom Z80 @ 21.333 MHz (8/16‑bit instructions @ 3.093 MIPS)^[7]
I/O Board MCU: Toshiba TMP90PH44 @ 14.745 MHz (8‑bit instructions @ 3.68625 MIPS)^[8]
Optional cartridge MCU: Microchip PIC12C508A/PIC16C621A @ 4/40 MHz (8‑bit RISC instructions @ 1/5 MIPS)^[9]^[10]

FPGA: 2× FPGA^[2]

Altera FLEX EPF8452AQC160‑3 FPGA @ 125 MHz^[11]
Sega 315‑6188 (Altera EPC1064PC8) FPGA Configuration Device @ 6&nbsp^[12]

Graphics

GPU: 2 core processors (SH‑4 SIMD, PowerVR2)

Cores: 6 cores (SH‑4 SIMD, 5 PowerVR2 cores)

GPU geometry processor: Hitachi SH-4 SIMD @ 200 MHz
GPU rasterizer: NEC-VideoLogic PowerVR2 @ 100 MHz^[13]

Revision: Newer revision of PowerVR2 used in NAOMI systems (after The House of the Dead 2),^[13] rendering performance doubled^{[n 4]}
Cores: TA (Tile Accelerator), 2x ISP (Image Synthesis Processors), TSP (Texture & Shading Processor), Triangle Setup FPU, RAMDAC

Units: 88 rendering units (74 ISP units, 10 TSP units, 3 FPU units, 1 RAMDAC)

ISP units: 2x ISP Precalc Units, 2x ISP PE Arrays (64 PE processor elements), 2x Depth Accumulation Buffers, 2x Span RLC, 2x Span Sorters, 2x ISP Parameter Cache
TSP units: TSP Precalc, Parameter Cache, Texture Cache, Iterator Array, Pixel Processing Engine, Tile Accumulation Buffer, Secondary Accumulation Buffer, Combine & Bump Map Unit, Fog Unit, Alpha Blending Unit^[17]
Triangle Setup FPU: 3 FPU rendering units, 1 GFLOPS

2x ISP Setup FPU: 100 MHz, 728 MFLOPS, surface and culling processing for polygons, 14,285,714 polygons/sec^{[n 5]}
TSP Setup FPU: 100 MHz, 364 MFLOPS, shading and texture processing^[18] for tiles processed by ISP^[15]

RAMDAC: 230 MHz
Buses: 2 buses at 125 MHz, 64-bit TA Bus for transferring polygons and textures (1 GB/s), 32-bit PVRIF Bus for register memory (500 MB/s)
Features: Bump mapping, fog, alpha blending, mipmapping, anti-aliasing, environment mapping, specular effects,^[5] normal mapping, tiled rendering, deferred rendering, back‑face culling, hidden surface removal. See Sega Dreamcast Technical Specifications for more details on PowerVR2 graphics system.

DAC: Sega 315‑6145 (Rohm BU1426KS) @ 35.4695 MHz^[20]

Bus width: 24‑bit

Display resolution: 320×240 to 800×608 pixels, progressive scan, JAMMA/VGA

Internal resolution: 320×240 to 1600×1200 pixels

Color depth: 16-bit RGB to 32‑bit ARGB, 65,536 to 16,777,216 colors (24‑bit color) with 8‑bit (256 levels) alpha blending, YUV and RGB color space, color key overlay
Framebuffer:

Full framebuffer: 320×240×16‑bit (150 KB) to 1600×1200×24‑bit (5625 KB)
Strip/Tile buffer: 32×32×16‑bit (4 KB) to 32×32×24‑bit (8 KB)^[21]

VRAM: 16 MB (effectively up to 42–127 MB with texture compression)

Framebuffer: 300–5625 KB (optional), average 1200–1800 KB (640×480, 16/24-bit color, double-buffered)
Polygons: Stored in double-buffered display lists,^[22]^[23] 22 bytes per shaded triangle,^{[n 6]} 31 bytes per textured triangle,^{[n 7]} 36 bytes per bump-mapped triangle,^{[n 8]} 38 bytes per volume-modified triangle,^{[n 9]} 96 bytes per sprite^{[n 10]}^[24]
Textures: 32 KB^{[n 11]} to 16 MB (effectively 42–127 MB with texture compression), average 5–10 MB (effectively 40–60 MB with texture compression), 32 bytes^{[n 12]} to 386 KB^{[n 13]}^[25] or 1026 KB^{[n 14]} per texture^[26]
VRAM bandwidth: 1 GB/s (effectively up to 3–7 GB/s with texture compression)
Note: Main RAM also used to store polygon display lists. Textures transferred directly to VRAM. Textures can be streamed directly from high-speed ROM cartridge.^[27] Main RAM can also optionally be used to store textures.

Floating-point performance: 2.4 GFLOPS

SH-4 SIMD: 1.4 GFLOPS geometry
PowerVR2: 1 GFLOPS rendering

Geometry pipeline: SH‑4 SIMD

Geometry bandwidth: 3.2 GB/s
Floating‑point performance: 1.4 GFLOPS

Rendering fillrate:

6 GPixels/s: Maximum fillrate for opaque polygons^{[n 15]}
1 GPixel/s: Average fillrate for translucent and opaque polygons^[4]^{[n 16]}
200 MPixels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60^{[n 17]}

Texture fillrate:^{[n 18]}

6 GTexels/s: Maximum fillrate for opaque polygons
1 GTexel/s: Average fillrate for translucent and opaque polygons
200 MTexels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60

SH-4 Polygon T&L Geometry: 1.4 GFLOPS

Matrix transformations: 50 million vertices/s
Perspective transformations: 16.6 million vertices/sec, 16 million polygons/s
1 light source: 14.2 million vertices/s, 14 million polygons/s
4 light sources: 6.89 million vertices/s, 6.8 million polygons/s

CLX2 polygon rendering: Front‑facing polygons drawn on screen, not including overdrawn and back‑facing polygons

16 million vertices/s^{[n 19]}
14 million polygons/s: Lighting, flat shading^{[n 20]}
12 million polygons/s: Lighting, texture mapping^{[n 21]}
10 million polygons/s: Lighting, texture mapping, shadows, modifier volumes^{[n 22]}
8.3 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping^{[n 23]}
8.2 million polygons/s: Lighting, texture mapping, anisotropic filtering^{[n 24]}
6.2 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping, anisotropic filtering, translucent polygons^{[n 25]}

2D sprite capabilities: Sprites rendered as textured translucent quad polygons

Colors per sprite: 16 colors (4-bit color) to 16,777,216 colors (24-bit color)
Sprite sizes: 8×8 texels (224 bytes) to 1024×1024 texels (386.2 KB)
Sprite fillrate: 200 MTexels/s
Maximum sprites per frame: 52,083 sprites (8×8, 60 FPS)
Maximum texels per scanline: 13,888 texels (60 FPS)
Maximum sprites per scanline: 1736 sprites (60 FPS)

Sound

Sound engine: Yamaha AICA Super Intelligent Sound Processor @ 67 MHz

Internal CPU: 32‑bit ARM7 RISC CPU @ 45 MHz
CPU performance: 40 MIPS
PCM/ADPCM: 16‑bit depth, 48 kHz sampling rate (DVD quality), 64 channels
Other features: DSP, sound synthesizer

Memory

Overall memory: 92–506 MB
Internal processor cache: 120.076 KB^{[n 26]}^[21]

SH4 CPU cache: 25.564 KB^{[n 27]}
PowerVR2 GPU cache: 46 KB^{[n 28]}
AICA audio cache: 32.011 KB^{[n 29]}
I/O Board MCU: 16.5 KB^{[n 30]}

System RAM: 57,408 KB (56.0625 MB)

Main RAM: 32 MB SDRAM
VRAM: 16 MB SDRAM (unified framebuffer/polygon/texture memory)
Sound RAM: 8 MB SDRAM
SRAM: 64 KB

System ROM: 2048.125 KB (2 MB BIOS EPROM, 128 bytes EEPROM)
Cartridge ROM: 34–448 MB

Sega 1998/1999 format: 34–184 MB (32–176 MB FlashROM/MROM, 0–4 MB EPROM)
Namco 2000 format: 136–400 MB (136–256 MB FlashROM, 0–144 MB MROM)
Sega 2005 format: 128–448 MB (128–448 MB FlashROM, 0–40 MB EPROM,^[32] 128 KB Flash PROM)^[33]

Cartridge RAM: 32–64 KB SRAM
Optional cartridge MCU memory: 793/1888 bytes (25/96 bytes SRAM, 768/1792 bytes EPROM)^[9]^[10]

Bandwidth

Internal processor cache bandwidth:

SH4: 3.2 GB/s^{[n 31]}
PowerVR2: 28 GB/s^{[n 32]}
AICA: 256 MB/s^{[n 33]}

RAM/ROM memory bandwidth: 2.636–3.224 GB/s
System RAM bandwidth: 2 GB/s

Main RAM: 800 MB/s^{[n 34]}
VRAM: 1 GB/s^{[n 35]}
Sound RAM: 132 MB/s^{[n 36]}
SRAM: 44 MB/s^{[n 37]}

System ROM bandwidth: 24 MB/s

EPROM: 20 MB/s^{[n 38]}
EEPROM: 4 MB/s^{[n 39]}

Cartridge ROM bandwidth: 612 MB/s to 1.2 GB/s^{[n 40]}

Sega 1998 format: 612 MB/s^{[n 41]}
Sega 1999/2005 format: 900 MB/s^{[n 42]}
Namco 2000 format: 1.2 GB/s^{[n 43]}
Note: High-speed access allows ROM cartridge to effectively be used as RAM.^[27]

Cartridge RAM bandwidth: 28–100 MB/s^{[n 44]}

NAOMI GD-ROM Specifications

The NAOMI GD-ROM, released in 1999, is identical to the standard NAOMI, but uses GD-ROM discs for storage instead of ROM cartridges. It comes with a DIMM Board, which is very similar to a ROM cartridge, but with RAM instead of ROM. When a game is installed, the GD ROM content is loaded onto the DIMM Board RAM, so that the game data runs from the DIMM Board rather than the GD-ROM disc.

Board composition: Motherboard, Internal ROM Board, Filter Board, I/O Board, DIMM Board
Storage: GD-ROM disc drive @ 12× speed, 1 GB per GD-ROM disc

GD-ROM transfer rate: 1800 KB/s

Memory

Overall memory: 66–570 MB
System RAM: 57,408 KB (56.0625 MB)
Internal processor cache: 110,286 bytes (107.701 KB)
System ROM: 2048.125 KB (2.0001 MB)
DIMM Board RAM: 8–512 MB DIMM SDRAM^[43]

Bandwidth

RAM bandwidth: 3 GB/s

Main RAM: 800 MB/s
VRAM: 1 GB/s
Sound RAM: 132 MB/s
SRAM: 44 MB/s
DIMM RAM: 1.064–2.128 GB/s^{[n 45]}

NAOMI Multiboard Specifications

The NAOMI Multiboard, released in 1999, stacks together multiple NAOMI system boards for parallel processing in a single arcade system, ranging from 2 to 16 system boards. Since the 16‑board variant is not known to have been used by any games, the following specifications are for the 2‑board and 4‑board variants:

Board composition: 2–4 NAOMI system boards

Main

CPU: 2–4× Hitachi SH-4 @ 200 MHz

Performance: 720–1440 MIPS, 2.8–5.6 GFLOPS

MCU: 2–4× Sega Custom Z80 @ 21.333 MHz (8‑bit & 16‑bit instructions @ 6–12 MIPS)
FPGA: 4–8× FPGA

2–4× Altera FLEX EPF8452AQC160‑3 FPGA @ 125 MHz
2–4× Sega 315‑6188 (Altera EPC1064PC8) FPGA Configuration Device @ 6 MHz

Graphics

GPU: 4–8 core processors (2–4 SH‑4 SIMD, 2–4 PowerVR2)

Cores: 12–24 cores (2–4 SH‑4 SIMD, 10–20 PowerVR2 cores)

Display resolution: 2–3 monitors, 640×240 to 2400×608, progressive scan, widescreen JAMMA/VGA

Internal resolution: 640×240 to 1600×1200 pixels per board

Floating-point performance: 4–9 GFLOPS

SH-4 SIMD: 2.8–5.6 GFLOPS geometry
PowerVR2: 2–4 GFLOPS rendering

Geometry pipeline: 2–4 SH‑4 SIMD

Geometry bandwidth: 6–12 GB/s
Floating‑point performance: 2.8–5.6 GFLOPS

Rendering fillrate:

12–24 GPixels/s: Maximum fillrate for opaque polygons
2–4 GPixels/s: Average fillrate for translucent and opaque polygons
400–800 MPixels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60

Texture fillrate:

12–24 GTexels/s: Maximum fillrate for opaque polygons
2–4 GTexels/s: Average fillrate for translucent and opaque polygons
400–800 MTexels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60

SH-4 polygon T&L geometry:

Matrix transformations: 100–200 million vertices/s
Perspective transformations: 32–64 million polygons/s
Lighting calculations: 28–56 million polygons/s

CLX2 polygon rendering:

32–64 million vertices/sec
28–56 million polygons/s: Lighting, flat shading
24–48 million polygons/s: Lighting, texture mapping
20–40 million polygons/s: Lighting, texture mapping, shadows, modifier volumes
16–32 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping
16–32 million polygons/s: Lighting, texture mapping, anisotropic filtering

Sound

Sound engine: 2–4× Yamaha AICA Super Intelligent Sound Processor @ 67 MHz

Internal CPU: 2–4× 32‑bit ARM7 RISC CPU @ 45 MHz
CPU performance: 80–160 MIPS
PCM/ADPCM: 128–512 channels

Memory

System RAM: 112–224 MB

Main RAM: 64–128 MB
VRAM: 32–64 MB
Sound RAM: 16–32 MB
SRAM: 64–128 KB

Internal processor cache: 220,572–441,144 bytes (215.402–430.804 KB)
System ROM: 4096.25–8192.5 KB (4–8 MB BIOS EPROM, 256–512 bytes EEPROM)

Bandwidth

System RAM bandwidth: 4–8 GB/s

Main RAM: 1.6–3.2 GB/s^{[n 46]}
VRAM: 2–4 GB/s^{[n 46]}
Sound RAM: 264–528 MB/s^{[n 47]}
SRAM: 88–176 MB/s^{[n 47]}

Internal processor cache bandwidth:

SH4: 3.2–6.4 GB/s^{[n 46]}
PowerVR2: 41–83 GB/s
AICA: 512–1024 MB/s^{[n 48]}

System ROM bandwidth: 48–96 MB/s

EPROM: 40–80 MB/s^{[n 47]}
EEPROM: 8–16 MB/s^{[n 47]}

List of games

History

The NAOMI debuted at a time when traditional arcades were on a decline, and so was engineered to be a mass-produced, cost-effective machine reliant on large game ROM cartridges which could be interchanged by the arcade operator. This is contrary to systems such as the Model 3, in which each board, despite sharing largely the same specifications, would be bespoke, with the built-in ROMs being flashed with games during the manufacturing process. This is not the first time such an idea was utilised by Sega, but never before had technology been used for a cutting-edge Sega arcade specification.

Unlike most hardware platforms in the arcade industry, NAOMI was widely licensed for use by other manufacturers, many of which were former rivals to Sega, such as Taito, Capcom and Namco. It is also one of the longest-serving arcade boards, being supported from 1998 to 2009. It is a platform where many top-rated Sega franchises were born, including Virtua Tennis, Samba de Amigo, Crazy Taxi and Monkey Ball.

Promotional material

Press Kit (1998)

Photo gallery

First Edition

Sockets, with open lid
Inside, internal ROM board removed
Model number
Outer case, back
Outer case, right
Outer case, left
Motherboard, top
Motherboard, bottom
Motherboard, side

Main version

Top of the motherboard
Bottom of the motherboard
Sockets
Full System
NAOMI Case
GD-ROM slot
DIMM Module + Key

Notes

↑ [125 MHz,^[2]^[3] compared to the Dreamcast's 100 MHz 125 MHz,^[2]^[3] compared to the Dreamcast's 100 MHz]
↑ [2 instructions per cycle 2 instructions per cycle]
↑ [7 floating-point operations per cycle 7 floating-point operations per cycle]
↑ [Scaled for high-end arcade technology,^[14] with parallel ISP cores and increased PE processing elements within processor.^[15] NAOMI has average fillrate of 1 gigapixel/sec,^[4] twice that of the Dreamcast's average 500 megapixels/sec fillrate.^[16] Scaled for high-end arcade technology,^[14] with parallel ISP cores and increased PE processing elements within processor.^[15] NAOMI has average fillrate of 1 gigapixel/sec,^[4] twice that of the Dreamcast's average 500 megapixels/sec fillrate.^[16]]
↑ [14 cycles/polygon per ISP FPU, 51 floating-point operations per polygon, 102 floating-point operations per 14 cycles^[18]^[19] 14 cycles/polygon per ISP FPU, 51 floating-point operations per polygon, 102 floating-point operations per 14 cycles^[18]^[19]]
↑ [Flat/Gouraud shading, 43 bytes double-buffered Flat/Gouraud shading, 43 bytes double-buffered]
↑ [Gouraud shading, 62 bytes double-buffered Gouraud shading, 62 bytes double-buffered]
↑ [Textured, Gouraud shading, bump mapping, 72 bytes double-buffered Textured, Gouraud shading, bump mapping, 72 bytes double-buffered]
↑ [Textured, Gouraud shading, modifier volumes, 75 bytes double-buffered Textured, Gouraud shading, modifier volumes, 75 bytes double-buffered]
↑ [Sprite, quad, 192 bytes double-buffered Sprite, quad, 192 bytes double-buffered]
↑ [8×8 texture, 16 colors 8×8 texture, 16 colors]
↑ [8×8×4-bit 8×8×4-bit]
↑ [1024×1024×24-bit 1024×1024×24-bit]
↑ [2048×2048×16-bit 2048×2048×16-bit]
↑ [32 pixels/cycle per ISP,^[28] 1 pixel per PE (processor element),^[15]^[29] 64 PE (32 PE per ISP), 3.2 gigapixels/sec per ISP^[30] 32 pixels/cycle per ISP,^[28] 1 pixel per PE (processor element),^[15]^[29] 64 PE (32 PE per ISP), 3.2 gigapixels/sec per ISP^[30]]
↑ [10 pixels per cycle, 6 PEs (processor elements) per pixel, 500 megapixels/sec per ISP 10 pixels per cycle, 6 PEs (processor elements) per pixel, 500 megapixels/sec per ISP]
↑ [60 layers depth, 2 pixels per cycle, 32 PEs per pixel, 100 megapixels/sec per ISP 60 layers depth, 2 pixels per cycle, 32 PEs per pixel, 100 megapixels/sec per ISP]
↑ [Same as pixel rendering fillrate Same as pixel rendering fillrate]
↑ [14 cycles per 3 vertices, per ISP FPU 14 cycles per 3 vertices, per ISP FPU]
↑ [14 cycles/polygon per ISP FPU, 200,000–317,000 polygons per scene, 100–400 pixels per polygon 14 cycles/polygon per ISP FPU, 200,000–317,000 polygons per scene, 100–400 pixels per polygon]
↑ [Bump mapping, 200,000–260,000 polygons per scene, 100–500 texels per polygon Bump mapping, 200,000–260,000 polygons per scene, 100–500 texels per polygon]
↑ [Bump mapping, 100,000–219,000 polygons per scene, 100–600 texels per polygon Bump mapping, 100,000–219,000 polygons per scene, 100–600 texels per polygon]
↑ [138,888 polygons per scene, 100–700 texels per polygon 138,888 polygons per scene, 100–700 texels per polygon]
↑ [137,664 polygons per scene,^[31] 100–700 texels per polygon 137,664 polygons per scene,^[31] 100–700 texels per polygon]
↑ [103,000–137,000 polygons per scene, 32 texels per polygon 103,000–137,000 polygons per scene, 32 texels per polygon]
↑ [122,958 bytes 122,958 bytes]
↑ [26,178 bytes: 8 KB instruction cache, 16 KB data cache, 64 bytes store queue cache, 1538 bytes registers 26,178 bytes: 8 KB instruction cache, 16 KB data cache, 64 bytes store queue cache, 1538 bytes registers]
↑ [47,104 bytes: 8.25 KB register memory, 24.5 KB ISP cache, 13 KB TSP cache, 256 bytes FIFO buffer 47,104 bytes: 8.25 KB register memory, 24.5 KB ISP cache, 13 KB TSP cache, 256 bytes FIFO buffer]
↑ [32,780 bytes: 32 KB sound registers, 8 bytes RTC registers, 4 bytes FIFO buffer 32,780 bytes: 32 KB sound registers, 8 bytes RTC registers, 4 bytes FIFO buffer]
↑ [16,896 bytes: 512 bytes RAM, 16 KB ROM^[8] 16,896 bytes: 512 bytes RAM, 16 KB ROM^[8]]
↑ [128‑bit, 200 MHz 128‑bit, 200 MHz]
↑ [2304‑bit, 100 MHz: 32-bit TA tile buffer,^[34] 2x 32-bit ISP registers, 32-bit TSP registers,^[35] 2x 1024-bit ISP PE Arrays,^[15] 64-bit TSP Texture Cache,^[28] 32-bit TSP Tile Accumulation Buffer, 32-bit Secondary Accumulation Buffer 2304‑bit, 100 MHz: 32-bit TA tile buffer,^[34] 2x 32-bit ISP registers, 32-bit TSP registers,^[35] 2x 1024-bit ISP PE Arrays,^[15] 64-bit TSP Texture Cache,^[28] 32-bit TSP Tile Accumulation Buffer, 32-bit Secondary Accumulation Buffer]
↑ [32‑bit, 67 MHz 32‑bit, 67 MHz]
↑ [64‑bit, 100 MHz, Hitachi HM5264165FTT‑A60^[36] 64‑bit, 100 MHz, Hitachi HM5264165FTT‑A60^[36]]
↑ [64‑bit, 125 MHz, Hynix HY57V161610DTC‑8^[3] 64‑bit, 125 MHz, Hynix HY57V161610DTC‑8^[3]]
↑ [16‑bit, 66 MHz,^[21] Samsung KM416S4030^[37] 16‑bit, 66 MHz,^[21] Samsung KM416S4030^[37]]
↑ [16‑bit, 22 MHz, Hitachi HM62256^[38] 16‑bit, 22 MHz, Hitachi HM62256^[38]]
↑ [16‑bit, 10 MHz^[21] 16‑bit, 10 MHz^[21]]
↑ [16‑bit, 2 MHz^[39] 16‑bit, 2 MHz^[39]]
↑ [2× 64‑bit connectors, 1× 16‑bit connector 2× 64‑bit connectors, 1× 16‑bit connector]
↑ [34 MHz 34 MHz]
↑ [50 MHz^[40] 50 MHz^[40]]
↑ [66.666667 MHz^[41]^[42] 66.666667 MHz^[41]^[42]]
↑ [8/16‑bit, 28–50 MHz 8/16‑bit, 28–50 MHz]
↑ [1/2× 64‑bit, 133 MHz^[43]^[44] 1/2× 64‑bit, 133 MHz^[43]^[44]]
↑ ^46.0 ^46.1 ^46.2 [128/256‑bit 128/256‑bit]
↑ ^47.0 ^47.1 ^47.2 ^47.3 [32/64‑bit 32/64‑bit]
↑ [64/128‑bit 64/128‑bit]

References

Sega arcade boards
Originating in arcades
77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 VIC Dual G80 Zaxxon VCO Object System 1 LaserDisc Appoooh Hang-On System 2 System 16 OutRun Gigas X Board Y Board System 24 System 18 System 32 Model 1 Model 2 H1 Board Model 3
Console-based hardware
84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 SG-1000 System E System C Mega-Tech System Mega Play Sega Titan Video NAOMI Hikaru NAOMI 2 Atomiswave System SP Chihiro Triforce
PC-based hardware
05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Lindbergh Europa-R RingEdge RingWide RingEdge 2 Nu Nu 1.1 Nu 2 ALLS

Sega Dreamcast
Topics	Technical specifications (Hardware comparison) \| History (Development \| Release \| Decline and legacy \| Internet) \| List of games \| Magazine articles \| Promotional material \| Merchandise
Hardware	Japan (Special) \| Western Europe \| Eastern Europe \| North America \| Asia \| South America \| Australasia \| Africa
Add-ons	Dreamcast Karaoke \| Dreameye
Controllers	Controller \| Arcade Stick \| Fishing Controller \| Gun (Dream Blaster) \| Race Controller \| Maracas Controller (Third-party) \| Twin Stick \| Keyboard \| Mouse \| Third-party
Controller Add-ons	Jump Pack (Third-party) \| Microphone \| VMU (4x Memory Card \| Third-party)
Development Hardware	Dev.Box \| Controller Box \| Controller Function Checker \| Sound Box \| GD-Writer \| C1/C2 Checker \| Dev.Cas \| GD-ROM Duplicator
Online Services/Add-ons	Dreamarena \| SegaNet \| WebTV for Dreamcast \| Modem \| Modular Cable \| Modular Extension Cable \| Broadband Adapter \| Dreamphone
Connector Cables	Onsei Setsuzoku Cable \| RF Adapter \| Scart Cable \| S Tanshi Cable \| Stereo AV Cable \| VGA Box Dreamcast MIDI Interface Cable \| Neo Geo Pocket/Dreamcast Setsuzoku Cable \| Taisen Cable
Misc. Hardware	Action Replay CDX \| Code Breaker \| Kiosk \| MP3 DC \| MP3 DC Audio Player \| Official Case \| Treamcast
Third-party accessories	Controllers \| Controller converters \| Miscellaneous
Unreleased Accessories	DVD Player \| Zip Drive \| Swatch Access for Dreamcast \| VMU MP3 Player
Arcade Variants	NAOMI \| Atomiswave \| Sega Aurora

[125.26nbsp.3BMHz.2C.7F.27.22.60UNIQ--ref-00000004-QINU.60.22.27.7F.7F.27.22.60UNIQ--ref-00000007-QINU.60.22.27.7F_compared_to_the_Dreamcast.27s_100.26nbsp.3BMHz-4] [125 MHz,^[2]^[3] compared to the Dreamcast's 100 MHz 125 MHz,^[2]^[3] compared to the Dreamcast's 100 MHz]

[2_instructions_per_cycle-8] [2 instructions per cycle 2 instructions per cycle]

[7_floating-point_operations_per_cycle-9] [7 floating-point operations per cycle 7 floating-point operations per cycle]

[Scaled_for_high-end_arcade_technology.2C.7F.27.22.60UNIQ--ref-0000002A-QINU.60.22.27.7F_with_parallel_ISP_cores_and_increased_PE_processing_elements_within_processor..7F.27.22.60UNIQ--ref-0000002D-QINU.60.22.27.7F_NAOMI_has_average_fillrate_of_1_gigapixel.2Fsec.2C.7F.27.22.60UNIQ--ref-0000002E-QINU.60.22.27.7F_twice_that_of_the_Dreamcast.27s_average_500_megapixels.2Fsec_fillrate..7F.27.22.60UNIQ--ref-00000031-QINU.60.22.27.7F-20] [Scaled for high-end arcade technology,^[14] with parallel ISP cores and increased PE processing elements within processor.^[15] NAOMI has average fillrate of 1 gigapixel/sec,^[4] twice that of the Dreamcast's average 500 megapixels/sec fillrate.^[16] Scaled for high-end arcade technology,^[14] with parallel ISP cores and increased PE processing elements within processor.^[15] NAOMI has average fillrate of 1 gigapixel/sec,^[4] twice that of the Dreamcast's average 500 megapixels/sec fillrate.^[16]]

[14_cycles.2Fpolygon_per_ISP_FPU.2C_51_floating-point_operations_per_polygon.2C_102_floating-point_operations_per_14_cycles.7F.27.22.60UNIQ--ref-00000038-QINU.60.22.27.7F.7F.27.22.60UNIQ--ref-0000003B-QINU.60.22.27.7F-24] [14 cycles/polygon per ISP FPU, 51 floating-point operations per polygon, 102 floating-point operations per 14 cycles^[18]^[19] 14 cycles/polygon per ISP FPU, 51 floating-point operations per polygon, 102 floating-point operations per 14 cycles^[18]^[19]]

[Flat.2FGouraud_shading.2C_43_bytes_double-buffered-29] [Flat/Gouraud shading, 43 bytes double-buffered Flat/Gouraud shading, 43 bytes double-buffered]

[Gouraud_shading.2C_62_bytes_double-buffered-30] [Gouraud shading, 62 bytes double-buffered Gouraud shading, 62 bytes double-buffered]

[Textured.2C_Gouraud_shading.2C_bump_mapping.2C_72_bytes_double-buffered-31] [Textured, Gouraud shading, bump mapping, 72 bytes double-buffered Textured, Gouraud shading, bump mapping, 72 bytes double-buffered]

[Textured.2C_Gouraud_shading.2C_modifier_volumes.2C_75_bytes_double-buffered-32] [Textured, Gouraud shading, modifier volumes, 75 bytes double-buffered Textured, Gouraud shading, modifier volumes, 75 bytes double-buffered]

[Sprite.2C_quad.2C_192_bytes_double-buffered-33] [Sprite, quad, 192 bytes double-buffered Sprite, quad, 192 bytes double-buffered]

[8.C3.978_texture.2C_16_colors-35] [8×8 texture, 16 colors 8×8 texture, 16 colors]

[8.C3.978.C3.974-bit-36] [8×8×4-bit 8×8×4-bit]

[1024.C3.971024.C3.9724-bit-37] [1024×1024×24-bit 1024×1024×24-bit]

[2048.C3.972048.C3.9716-bit-39] [2048×2048×16-bit 2048×2048×16-bit]

[32_pixels.2Fcycle_per_ISP.2C.7F.27.22.60UNIQ--ref-00000067-QINU.60.22.27.7F_1_pixel_per_PE_.28processor_element.29.2C.7F.27.22.60UNIQ--ref-0000006A-QINU.60.22.27.7F.7F.27.22.60UNIQ--ref-0000006D-QINU.60.22.27.7F_64_PE_.2832_PE_per_ISP.29.2C_3.2_gigapixels.2Fsec_per_ISP.5B.5BCategory:Archived_reference_without_original_link.5D.5D.7F.27.22.60UNIQ--ref-0000006E-QINU.60.22.27.7F-45] [32 pixels/cycle per ISP,^[28] 1 pixel per PE (processor element),^[15]^[29] 64 PE (32 PE per ISP), 3.2 gigapixels/sec per ISP^[30] 32 pixels/cycle per ISP,^[28] 1 pixel per PE (processor element),^[15]^[29] 64 PE (32 PE per ISP), 3.2 gigapixels/sec per ISP^[30]]

[10_pixels_per_cycle.2C_6_PEs_.28processor_elements.29_per_pixel.2C_500_megapixels.2Fsec_per_ISP-46] [10 pixels per cycle, 6 PEs (processor elements) per pixel, 500 megapixels/sec per ISP 10 pixels per cycle, 6 PEs (processor elements) per pixel, 500 megapixels/sec per ISP]

[60_layers_depth.2C_2_pixels_per_cycle.2C_32_PEs_per_pixel.2C_100_megapixels.2Fsec_per_ISP-47] [60 layers depth, 2 pixels per cycle, 32 PEs per pixel, 100 megapixels/sec per ISP 60 layers depth, 2 pixels per cycle, 32 PEs per pixel, 100 megapixels/sec per ISP]

[Same_as_pixel_rendering_fillrate-48] [Same as pixel rendering fillrate Same as pixel rendering fillrate]

[14_cycles_per_3_vertices.2C_per_ISP_FPU-49] [14 cycles per 3 vertices, per ISP FPU 14 cycles per 3 vertices, per ISP FPU]

[14_cycles.2Fpolygon_per_ISP_FPU.2C_200.2C000.E2.80.93317.2C000_polygons_per_scene.2C_100.E2.80.93400_pixels_per_polygon-50] [14 cycles/polygon per ISP FPU, 200,000–317,000 polygons per scene, 100–400 pixels per polygon 14 cycles/polygon per ISP FPU, 200,000–317,000 polygons per scene, 100–400 pixels per polygon]

[Bump_mapping.2C_200.2C000.E2.80.93260.2C000_polygons_per_scene.2C_100.E2.80.93500_texels_per_polygon-51] [Bump mapping, 200,000–260,000 polygons per scene, 100–500 texels per polygon Bump mapping, 200,000–260,000 polygons per scene, 100–500 texels per polygon]

[Bump_mapping.2C_100.2C000.E2.80.93219.2C000_polygons_per_scene.2C_100.E2.80.93600_texels_per_polygon-52] [Bump mapping, 100,000–219,000 polygons per scene, 100–600 texels per polygon Bump mapping, 100,000–219,000 polygons per scene, 100–600 texels per polygon]

[138.2C888_polygons_per_scene.2C_100.E2.80.93700_texels_per_polygon-53] [138,888 polygons per scene, 100–700 texels per polygon 138,888 polygons per scene, 100–700 texels per polygon]

[137.2C664_polygons_per_scene.2C.7F.27.22.60UNIQ--ref-00000079-QINU.60.22.27.7F_100.E2.80.93700_texels_per_polygon-55] [137,664 polygons per scene,^[31] 100–700 texels per polygon 137,664 polygons per scene,^[31] 100–700 texels per polygon]

[103.2C000.E2.80.93137.2C000_polygons_per_scene.2C_32_texels_per_polygon-56] [103,000–137,000 polygons per scene, 32 texels per polygon 103,000–137,000 polygons per scene, 32 texels per polygon]

[122.2C958_.5B.5Bbyte.5D.5Ds-57] [122,958 bytes 122,958 bytes]

[26.2C178_bytes:_8_KB_instruction_cache.2C_16_KB_data_cache.2C_64_bytes_store_queue_cache.2C_1538_bytes_registers-58] [26,178 bytes: 8 KB instruction cache, 16 KB data cache, 64 bytes store queue cache, 1538 bytes registers 26,178 bytes: 8 KB instruction cache, 16 KB data cache, 64 bytes store queue cache, 1538 bytes registers]

[47.2C104_bytes:_8.25_KB_register_memory.2C_24.5_KB_ISP_cache.2C_13_KB_TSP_cache.2C_256_bytes_FIFO_buffer-59] [47,104 bytes: 8.25 KB register memory, 24.5 KB ISP cache, 13 KB TSP cache, 256 bytes FIFO buffer 47,104 bytes: 8.25 KB register memory, 24.5 KB ISP cache, 13 KB TSP cache, 256 bytes FIFO buffer]

[32.2C780_bytes:_32_KB_sound_registers.2C_8_bytes_RTC_registers.2C_4_bytes_FIFO_buffer-60] [32,780 bytes: 32 KB sound registers, 8 bytes RTC registers, 4 bytes FIFO buffer 32,780 bytes: 32 KB sound registers, 8 bytes RTC registers, 4 bytes FIFO buffer]

[16.2C896_bytes:_512.26nbsp.3Bbytes_RAM.2C_16.26nbsp.3BKB_ROM.7F.27.22.60UNIQ--ref-00000085-QINU.60.22.27.7F-61] [16,896 bytes: 512 bytes RAM, 16 KB ROM^[8] 16,896 bytes: 512 bytes RAM, 16 KB ROM^[8]]

[128.E2.80.91bit.2C_200.26nbsp.3BMHz-64] [128‑bit, 200 MHz 128‑bit, 200 MHz]

[2304.E2.80.91bit.2C_100_MHz:_32-bit_TA_tile_buffer.2C.7F.27.22.60UNIQ--ref-00000094-QINU.60.22.27.7F_2x_32-bit_ISP_registers.2C_32-bit_TSP_registers.2C.5B.5BCategory:Archived_reference_without_original_link.5D.5D.7F.27.22.60UNIQ--ref-00000095-QINU.60.22.27.7F_2x_1024-bit_ISP_PE_Arrays.2C.7F.27.22.60UNIQ--ref-00000098-QINU.60.22.27.7F_64-bit_TSP_Texture_Cache.2C.7F.27.22.60UNIQ--ref-0000009B-QINU.60.22.27.7F_32-bit_TSP_Tile_Accumulation_Buffer.2C_32-bit_Secondary_Accumulation_Buffer-67] [2304‑bit, 100 MHz: 32-bit TA tile buffer,^[34] 2x 32-bit ISP registers, 32-bit TSP registers,^[35] 2x 1024-bit ISP PE Arrays,^[15] 64-bit TSP Texture Cache,^[28] 32-bit TSP Tile Accumulation Buffer, 32-bit Secondary Accumulation Buffer 2304‑bit, 100 MHz: 32-bit TA tile buffer,^[34] 2x 32-bit ISP registers, 32-bit TSP registers,^[35] 2x 1024-bit ISP PE Arrays,^[15] 64-bit TSP Texture Cache,^[28] 32-bit TSP Tile Accumulation Buffer, 32-bit Secondary Accumulation Buffer]

[32.E2.80.91bit.2C_67.26nbsp.3BMHz-68] [32‑bit, 67 MHz 32‑bit, 67 MHz]

[64.E2.80.91bit.2C_100.26nbsp.3BMHz.2C_Hitachi_HM5264165FTT.E2.80.91A60.7F.27.22.60UNIQ--ref-000000A0-QINU.60.22.27.7F-70] [64‑bit, 100 MHz, Hitachi HM5264165FTT‑A60^[36] 64‑bit, 100 MHz, Hitachi HM5264165FTT‑A60^[36]]

[64.E2.80.91bit.2C_125.26nbsp.3BMHz.2C_.5B.5Bwikipedia:SK_Hynix.7CHynix.5D.5D_HY57V161610DTC.E2.80.918.7F.27.22.60UNIQ--ref-000000A4-QINU.60.22.27.7F-71] [64‑bit, 125 MHz, Hynix HY57V161610DTC‑8^[3] 64‑bit, 125 MHz, Hynix HY57V161610DTC‑8^[3]]

[16.E2.80.91bit.2C_66.26nbsp.3BMHz.2C.7F.27.22.60UNIQ--ref-000000A8-QINU.60.22.27.7F_.5B.5BSamsung.5D.5D_KM416S4030.7F.27.22.60UNIQ--ref-000000AB-QINU.60.22.27.7F-73] [16‑bit, 66 MHz,^[21] Samsung KM416S4030^[37] 16‑bit, 66 MHz,^[21] Samsung KM416S4030^[37]]

[16.E2.80.91bit.2C_22.26nbsp.3BMHz.2C_Hitachi_HM62256.7F.27.22.60UNIQ--ref-000000AF-QINU.60.22.27.7F-75] [16‑bit, 22 MHz, Hitachi HM62256^[38] 16‑bit, 22 MHz, Hitachi HM62256^[38]]

[16.E2.80.91bit.2C_10.26nbsp.3BMHz.7F.27.22.60UNIQ--ref-000000B3-QINU.60.22.27.7F-76] [16‑bit, 10 MHz^[21] 16‑bit, 10 MHz^[21]]

[16.E2.80.91bit.2C_2.26nbsp.3BMHz.7F.27.22.60UNIQ--ref-000000B7-QINU.60.22.27.7F-78] [16‑bit, 2 MHz^[39] 16‑bit, 2 MHz^[39]]

[2.C3.97.26nbsp.3B64.E2.80.91bit_connectors.2C_1.C3.97.26nbsp.3B16.E2.80.91bit_connector-79] [2× 64‑bit connectors, 1× 16‑bit connector 2× 64‑bit connectors, 1× 16‑bit connector]

[34.26nbsp.3BMHz-80] [34 MHz 34 MHz]

[50.26nbsp.3BMHz.7F.27.22.60UNIQ--ref-000000BD-QINU.60.22.27.7F-82] [50 MHz^[40] 50 MHz^[40]]

[66.666667.26nbsp.3BMHz.7F.27.22.60UNIQ--ref-000000BF-QINU.60.22.27.7F.7F.27.22.60UNIQ--ref-000000C2-QINU.60.22.27.7F-85] [66.666667 MHz^[41]^[42] 66.666667 MHz^[41]^[42]]

[8.2F16.E2.80.91bit.2C_28.E2.80.9350_MHz-86] [8/16‑bit, 28–50 MHz 8/16‑bit, 28–50 MHz]

[1.2F2.C3.97.26nbsp.3B64.E2.80.91bit.2C_133.26nbsp.3BMHz.7F.27.22.60UNIQ--ref-000000C7-QINU.60.22.27.7F.7F.27.22.60UNIQ--ref-000000CA-QINU.60.22.27.7F-89] [1/2× 64‑bit, 133 MHz^[43]^[44] 1/2× 64‑bit, 133 MHz^[43]^[44]]

[128.2F256.E2.80.91bit-90] 46.0 ^46.1 ^46.2 [128/256‑bit 128/256‑bit]

[32.2F64.E2.80.91bit-91] 47.0 ^47.1 ^47.2 ^47.3 [32/64‑bit 32/64‑bit]

[64.2F128.E2.80.91bit-92] [64/128‑bit 64/128‑bit]

[.5Bhttps:.2F.2Fweb.archive.org.2Fweb.2F20010305074013.2Fsegatech.com.2Farcade.2Fnaomi1.2Findex.html_NAOMI_Technical_Overview.5D-1] NAOMI Technical Overview (Wayback Machine: 2001-03-05 07:40)

[.5Bhttps:.2F.2Fgithub.com.2Fmamedev.2Fmame.2Fblob.2Fmaster.2Fsrc.2Fmame.2Fdrivers.2Fnaomi.cpp_Sega_NAOMI_.28MAME.29.5D-2] 2.0 ^2.1 ^2.2 ^2.3 ^2.4 Sega NAOMI (MAME)

[:File:HY57V161610D_datasheet.pdf_p-3] 3.0 ^3.1 File:HY57V161610D datasheet.pdf

[Press_release:_1998-09-17:_SEGA_SELECTS_POWERVR_SERIES2_AS_3D_GRAPHICS_TECHNOLOGY_FOR_NEW_ARCADE_SYSTEM-5] 4.0 ^4.1 ^4.2 Press release: 1998-09-17: SEGA SELECTS POWERVR SERIES2 AS 3D GRAPHICS TECHNOLOGY FOR NEW ARCADE SYSTEM

[:File:NAOMI_1998_Press_Release_JP.pdf_p-6] 5.0 ^5.1 File:NAOMI 1998 Press Release JP.pdf

[:File:SH-4_Software_Manual.pdf_p-7] File:SH-4 Software Manual.pdf

[.5Bhttp:.2F.2Fwww.drolez.com.2Fretro.2F_Obsolete_Microprocessors.5D-10] Obsolete Microprocessors

[:File:TMP90PH44_datasheet.pdf_p-11] 8.0 ^8.1 File:TMP90PH44 datasheet.pdf

[:File:PIC12C508A_datasheet.pdf_p-12] 9.0 ^9.1 File:PIC12C508A datasheet.pdf

[:File:PIC16C621A_datasheet.pdf_p-13] 10.0 ^10.1 File:PIC16C621A datasheet.pdf

[:File:EPF8452A_datasheet.pdf_p-14] File:EPF8452A datasheet.pdf

[:File:EPC1064_datasheet.pdf_p-15] File:EPC1064 datasheet.pdf

[.5Bhttps:.2F.2Fgithub.com.2Fmamedev.2Fhistoric-mame.2Fblob.2Fmaster.2Fsrc.2Fmame.2Fdrivers.2Fnaomi.c_Sega_NAOMI_.28Historic_MAME.29.5D-16] 13.0 ^13.1 Sega NAOMI (Historic MAME)

[:File:PowerVR.pdf_p2-17] File:PowerVR.pdf, page 2

[:File:PowerVR.pdf_p3-18] 15.0 ^15.1 ^15.2 ^15.3 File:PowerVR.pdf, page 3

[:File:Edge_UK_067.pdf_p11-19] File:Edge UK 067.pdf, page 11

[:File:DreamcastDevBoxSystemArchitecture.pdf_p110-21] File:DreamcastDevBoxSystemArchitecture.pdf, page 110

[:File:DreamcastDevBoxSystemArchitecture.pdf_p95-22] 18.0 ^18.1 File:DreamcastDevBoxSystemArchitecture.pdf, page 95

[:File:DreamcastDevBoxSystemArchitecture.pdf_p203-23] File:DreamcastDevBoxSystemArchitecture.pdf, page 203

[:File:BU142_datasheet.pdf_p-25] File:BU142 datasheet.pdf

[:File:DreamcastDevBoxSystemArchitecture.pdf_p-26] 21.0 ^21.1 ^21.2 ^21.3 File:DreamcastDevBoxSystemArchitecture.pdf

[:File:DreamcastDevBoxSystemArchitecture.pdf_p102-27] File:DreamcastDevBoxSystemArchitecture.pdf, page 102

[:File:DreamcastDevBoxSystemArchitecture.pdf_p152-28] File:DreamcastDevBoxSystemArchitecture.pdf, page 152

[:File:DreamcastDevBoxSystemArchitecture.pdf_p199-34] File:DreamcastDevBoxSystemArchitecture.pdf, page 199

[:File:PowerVR2DCFeaturesUnderWindowsCE.pdf_p9-38] File:PowerVR2DCFeaturesUnderWindowsCE.pdf, page 9

[:File:DreamcastDevBoxSystemArchitecture.pdf_p144-40] File:DreamcastDevBoxSystemArchitecture.pdf, page 144

[.5Bhttp:.2F.2Ffarm6.staticflickr.com.2F5471.2F12172411045_18bfc5912f_c.jpg_Hideki_Sato_Sega_Interview_.28Edge.29.5D-41] 27.0 ^27.1 Hideki Sato Sega Interview (Edge)

[:File:DreamcastDevBoxSystemArchitecture.pdf_p96-42] 28.0 ^28.1 File:DreamcastDevBoxSystemArchitecture.pdf, page 96

[:File:Patent_US20030025695.pdf_p-43] File:Patent US20030025695.pdf

[.5Bhttp:.2F.2Farchive.is.2F4O7PE_Sega_Dreamcast:_Implementation_.28IEEE.29.5D-44] Sega Dreamcast: Implementation (IEEE)

[.5Bhttp:.2F.2Fdknute.livejournal.com.2F27148.html_Homebrew_Test.5D-54] Homebrew Test

[.5Bhttp:.2F.2Fwww.mamedb.com.2Fgame.2Fasndynmt.html_Asian_Dynamite_.28MAME.29.5D-62] Asian Dynamite (MAME)

[:File:XCF01S_datasheet.pdf_p-63] File:XCF01S datasheet.pdf

[:File:DreamcastDevBoxSystemArchitecture.pdf_p165-65] File:DreamcastDevBoxSystemArchitecture.pdf, page 165

[.5Bhttp:.2F.2Farchive.is.2FtZsMd_PowerVR_.28Dreamcast_Hardware.29.5D-66] PowerVR (Dreamcast Hardware)

[:File:HM5264_datasheet.pdf_p-69] File:HM5264 datasheet.pdf

[:File:KM416S4030C_datasheet.pdf_p-72] File:KM416S4030C datasheet.pdf

[:File:HM62256B_datasheet.pdf_p-74] File:HM62256B datasheet.pdf

[:File:AT93C46_datasheet.pdf_p-77] File:AT93C46 datasheet.pdf

[:File:S29GL-N_datasheet.pdf_p-81] File:S29GL-N datasheet.pdf

[.5Bhttp:.2F.2Fmembers.iinet.net.au.2F.7Elantra9jp1.2Fgurudumps.2Fnaomi.2Findex.html_Sega_NAOMI_.28ROM_Dumping.29.5D-83] Sega NAOMI (ROM Dumping)

[:File:DA28F640J5_datasheet.pdf_p-84] File:DA28F640J5 datasheet.pdf

[.5Bhttp:.2F.2Fwiki.arcadeotaku.com.2Fw.2FSega_Naomi_DIMM_board_and_GD-ROM_Sega_NAOMI_DIMM_board_and_GD-ROM.5D-87] 43.0 ^43.1 Sega NAOMI DIMM board and GD-ROM

[:File:M366S3323CT0_datasheet.pdf_p-88] File:M366S3323CT0 datasheet.pdf

[1]

[n 1]

[2]

[4]

[5]

[6]

[n 2]

[n 3]

[7]

[8]

[9]

[10]

[11]

[12]

[13]

[n 4]

[17]

[n 5]

[18]

[15]

[20]

[21]

[22]

[23]

[n 6]

[n 7]

[n 8]

[n 9]

[n 10]

[24]

[n 11]

[n 12]

[n 13]

[25]

[n 14]

[26]

[27]

[n 15]

[n 16]

[n 17]

[n 18]

[n 19]

[n 20]

[n 21]

[n 22]

[n 23]

[n 24]

[n 25]

[n 26]

[n 27]

[n 28]

[n 29]

[n 30]

[32]

[33]

[n 31]

[n 32]

[n 33]

[n 34]

[n 35]

[n 36]

[n 37]

[n 38]

[n 39]

[n 40]

[n 41]

[n 42]

[n 43]

[n 44]

[43]

[n 45]

[n 46]

[n 47]

[n 48]

[3]

[14]

[16]

[19]

[28]

[29]

[30]

[31]

[34]

[35]

[36]

[37]

[38]

[39]

[40]

[41]

[42]

[44]

Difference between revisions of "Sega NAOMI"

From Sega Retro

Revision as of 08:22, 17 October 2018

Contents

Hardware

Technical Specifications

NAOMI Specifications

Main

Graphics

Sound

Memory

Bandwidth

NAOMI GD-ROM Specifications

Memory

Bandwidth

NAOMI Multiboard Specifications

Main

Graphics

Sound

Memory

Bandwidth

List of games

NAOMI

Distributed by Capcom

Distributed by Namco

NAOMI GD-ROM

Distributed by Capcom

Distributed by Taito

NAOMI Multiboard

NAOMI Satellite Terminal

History

Promotional material

Photo gallery

First Edition

Main version

Notes

References

@@ Line 41: / Line 41: @@
 {{multicol|
 * Board composition: Motherboard, Internal ROM Board, Filter Board
-** 1999 revision: Motherboard, Internal ROM Board, Filter Board, I/O Board
+:* 1999 revision: Motherboard, Internal ROM Board, Filter Board, I/O Board
 * [[wikipedia:Operating system|Operating systems]]:
-**Sega native operating system
+:*Sega native operating system
-**Custom [[Windows CE]], with [[wikipedia:DirectX|DirectX 6.0]], [[wikipedia:Direct3D|Direct3D]] and [[wikipedia:OpenGL|OpenGL]] support
+:*Custom [[Windows CE]], with [[wikipedia:DirectX|DirectX 6.0]], [[wikipedia:Direct3D|Direct3D]] and [[wikipedia:OpenGL|OpenGL]] support
 }}
@@ Line 50: / Line 50: @@
 {{multicol|
 * Main CPU: [[SuperH|Hitachi SH-4]] @ 200&nbsp;MHz{{fileref|NAOMI 1998 Press Release JP.pdf}}{{fileref|SH-4 Software Manual.pdf}}
-** Units: [[wikipedia:128-bit|128‑bit]] [[wikipedia:SIMD|SIMD]] vector unit with graphic functions, 64‑bit [[wikipedia:Floating-point unit|floating‑point unit]], 32‑bit fixed‑point unit
+:* Units: [[wikipedia:128-bit|128‑bit]] [[wikipedia:SIMD|SIMD]] vector unit with graphic functions, 64‑bit [[wikipedia:Floating-point unit|floating‑point unit]], 32‑bit fixed‑point unit
-** Bus width: 128‑bit internal, 64‑bit external
+:* Bus width: 128‑bit internal, 64‑bit external
-** Bandwidth: 3.2&nbsp;GB/s internal, 1.6&nbsp;GB/s external
+:* Bandwidth: 3.2&nbsp;GB/s internal, 1.6&nbsp;GB/s external
-** Fixed‑point performance: 360&nbsp;[[wikipedia:Instructions per second|MIPS]]{{ref|2 instructions per cycle|group=n}}
+:* Fixed‑point performance: 360&nbsp;[[wikipedia:Instructions per second|MIPS]]{{ref|2 instructions per cycle|group=n}}
-** Floating‑point performance: 1.4&nbsp;[[wikipedia:FLOPS|GFLOPS]]{{ref|7 floating-point operations per cycle|group=n}}
+:* Floating‑point performance: 1.4&nbsp;[[wikipedia:FLOPS|GFLOPS]]{{ref|7 floating-point operations per cycle|group=n}}
 * [[wikipedia:Microcontroller|MCU]]:
-** Main MCU: [[Sega]] Custom [[Z80]] @ 21.333&nbsp;MHz (8/16‑bit instructions @ 3.093&nbsp;MIPS){{ref|[http://www.drolez.com/retro/ Obsolete Microprocessors]}}
+:* Main MCU: [[Sega]] Custom [[Z80]] @ 21.333&nbsp;MHz (8/16‑bit instructions @ 3.093&nbsp;MIPS){{ref|[http://www.drolez.com/retro/ Obsolete Microprocessors]}}
-** I/O Board MCU: [[Toshiba]] TMP90PH44 @ 14.745&nbsp;MHz (8‑bit instructions @ 3.68625&nbsp;MIPS){{fileref|TMP90PH44 datasheet.pdf}}
+:* I/O Board MCU: [[Toshiba]] TMP90PH44 @ 14.745&nbsp;MHz (8‑bit instructions @ 3.68625&nbsp;MIPS){{fileref|TMP90PH44 datasheet.pdf}}
-** Optional [[cartridge]] MCU: Microchip PIC12C508A/PIC16C621A @ 4/40&nbsp;MHz (8‑bit [[wikipedia:RISC|RISC]] instructions @ 1/5&nbsp;MIPS){{fileref|PIC12C508A datasheet.pdf}}{{fileref|PIC16C621A datasheet.pdf}}
+:* Optional [[cartridge]] MCU: Microchip PIC12C508A/PIC16C621A @ 4/40&nbsp;MHz (8‑bit [[wikipedia:RISC|RISC]] instructions @ 1/5&nbsp;MIPS){{fileref|PIC12C508A datasheet.pdf}}{{fileref|PIC16C621A datasheet.pdf}}
 * [[wikipedia:Field-programmable gate array|FPGA]]: 2×&nbsp;FPGA{{ref|[https://github.com/mamedev/mame/blob/master/src/mame/drivers/naomi.cpp Sega NAOMI (MAME)]}}
-** Altera FLEX EPF8452AQC160‑3 FPGA @ 125&nbsp;MHz{{fileref|EPF8452A datasheet.pdf}}
+:* Altera FLEX EPF8452AQC160‑3 FPGA @ 125&nbsp;MHz{{fileref|EPF8452A datasheet.pdf}}
-** Sega 315‑6188 (Altera EPC1064PC8) FPGA Configuration Device @ 6&nbsp{{fileref|EPC1064 datasheet.pdf}}
+:* Sega 315‑6188 (Altera EPC1064PC8) FPGA Configuration Device @ 6&nbsp{{fileref|EPC1064 datasheet.pdf}}
 }}
@@ Line 67: / Line 67: @@
 {{multicol|
 * GPU: 2&nbsp;core processors (SH‑4&nbsp;SIMD, PowerVR2)
-** Cores: 6 cores (SH‑4&nbsp;SIMD, 5&nbsp;PowerVR2 cores)
+:* Cores: 6 cores (SH‑4&nbsp;SIMD, 5&nbsp;PowerVR2 cores)
 * GPU geometry processor: Hitachi SH-4 SIMD @ 200&nbsp;MHz
 * GPU rasterizer: [[NEC]]-[[VideoLogic]] [[PowerVR2]] @ 100&nbsp;MHz{{ref|[https://github.com/mamedev/historic-mame/blob/master/src/mame/drivers/naomi.c Sega NAOMI (Historic MAME)]}}
-** Revision: Newer revision of PowerVR2 used in NAOMI systems (after ''[[The House of the Dead 2]]''),{{ref|[https://github.com/mamedev/historic-mame/blob/master/src/mame/drivers/naomi.c Sega NAOMI (Historic MAME)]}} rendering performance doubled{{ref|Scaled for high-end arcade technology,{{fileref|PowerVR.pdf|page=2}} with parallel ISP cores and increased PE processing elements within processor.{{fileref|PowerVR.pdf|page=3}} NAOMI has average fillrate of 1 gigapixel/sec,{{intref|Press release: 1998-09-17: SEGA SELECTS POWERVR SERIES2 AS 3D GRAPHICS TECHNOLOGY FOR NEW ARCADE SYSTEM}} twice that of the Dreamcast's average 500 megapixels/sec fillrate.{{fileref|Edge UK 067.pdf|page=11}}|group=n}}
+:* Revision: Newer revision of PowerVR2 used in NAOMI systems (after ''[[The House of the Dead 2]]''),{{ref|[https://github.com/mamedev/historic-mame/blob/master/src/mame/drivers/naomi.c Sega NAOMI (Historic MAME)]}} rendering performance doubled{{ref|Scaled for high-end arcade technology,{{fileref|PowerVR.pdf|page=2}} with parallel ISP cores and increased PE processing elements within processor.{{fileref|PowerVR.pdf|page=3}} NAOMI has average fillrate of 1 gigapixel/sec,{{intref|Press release: 1998-09-17: SEGA SELECTS POWERVR SERIES2 AS 3D GRAPHICS TECHNOLOGY FOR NEW ARCADE SYSTEM}} twice that of the Dreamcast's average 500 megapixels/sec fillrate.{{fileref|Edge UK 067.pdf|page=11}}|group=n}}
-** Cores: TA (Tile Accelerator), 2x ISP (Image Synthesis Processors), TSP (Texture & Shading Processor), Triangle Setup [[wikipedia:Floating-point unit|FPU]], [[wikipedia:RAMDAC|RAMDAC]]
+:* Cores: TA (Tile Accelerator), 2x ISP (Image Synthesis Processors), TSP (Texture & Shading Processor), Triangle Setup [[wikipedia:Floating-point unit|FPU]], [[wikipedia:RAMDAC|RAMDAC]]
-*** Units: 88 rendering units (74 ISP units, 10 TSP units, 3 FPU units, 1 RAMDAC)
+::* Units: 88 rendering units (74 ISP units, 10 TSP units, 3 FPU units, 1 RAMDAC)
-** ISP units: 2x ISP Precalc Units, 2x ISP PE Arrays (64 PE processor elements), 2x Depth Accumulation Buffers, 2x Span RLC, 2x Span Sorters, 2x ISP Parameter Cache
+:* ISP units: 2x ISP Precalc Units, 2x ISP PE Arrays (64 PE processor elements), 2x Depth Accumulation Buffers, 2x Span RLC, 2x Span Sorters, 2x ISP Parameter Cache
-** TSP units: TSP Precalc, Parameter Cache, Texture Cache, Iterator Array, Pixel Processing Engine, Tile Accumulation Buffer, Secondary Accumulation Buffer, Combine & Bump Map Unit, Fog Unit, Alpha Blending Unit{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=110}}
+:* TSP units: TSP Precalc, Parameter Cache, Texture Cache, Iterator Array, Pixel Processing Engine, Tile Accumulation Buffer, Secondary Accumulation Buffer, Combine & Bump Map Unit, Fog Unit, Alpha Blending Unit{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=110}}
-** Triangle Setup FPU: 3 FPU rendering units, 1 [[wikipedia:GFLOPS|GFLOPS]]
+:* Triangle Setup FPU: 3 FPU rendering units, 1 [[wikipedia:GFLOPS|GFLOPS]]
-*** 2x ISP Setup FPU: 100 MHz, 728 [[wikipedia:MFLOPS|MFLOPS]], surface and [[wikipedia:Hidden surface determination|culling]] processing for polygons, 14,285,714 polygons/sec{{ref|14 cycles/polygon per ISP FPU, 51 floating-point operations per polygon, 102 floating-point operations per 14 cycles{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=95}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=203}}|group=n}}
+::* 2x ISP Setup FPU: 100 MHz, 728 [[wikipedia:MFLOPS|MFLOPS]], surface and [[wikipedia:Hidden surface determination|culling]] processing for polygons, 14,285,714 polygons/sec{{ref|14 cycles/polygon per ISP FPU, 51 floating-point operations per polygon, 102 floating-point operations per 14 cycles{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=95}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=203}}|group=n}}
-*** TSP Setup FPU: 100 MHz, 364 MFLOPS, shading and texture processing{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=95}} for tiles processed by ISP{{fileref|PowerVR.pdf|page=3}}
+::* TSP Setup FPU: 100 MHz, 364 MFLOPS, shading and texture processing{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=95}} for tiles processed by ISP{{fileref|PowerVR.pdf|page=3}}
-** RAMDAC: 230&nbsp;MHz
+:* RAMDAC: 230&nbsp;MHz
-** Buses: 2 buses at 125 MHz, 64-bit TA Bus for transferring polygons and textures (1 GB/s), 32-bit PVRIF Bus for register memory (500 MB/s)
+:* Buses: 2 buses at 125 MHz, 64-bit TA Bus for transferring polygons and textures (1 GB/s), 32-bit PVRIF Bus for register memory (500 MB/s)
-** Features: [[wikipedia:Bump mapping|Bump mapping]], fog, alpha blending, mipmapping, anti-aliasing, environment mapping, specular effects,{{fileref|NAOMI 1998 Press Release JP.pdf}} [[wikipedia:Normal mapping|normal mapping]], [[wikipedia:Tiled rendering|tiled rendering]], [[wikipedia:Deferred shading|deferred rendering]], [[wikipedia:Back-face culling|back‑face culling]], [[wikipedia:Hidden surface determination|hidden surface removal]]. See ''[[Sega Dreamcast#Technical Specifications|Sega Dreamcast Technical Specifications]]'' for more details on PowerVR2 graphics system.
+:* Features: [[wikipedia:Bump mapping|Bump mapping]], fog, alpha blending, mipmapping, anti-aliasing, environment mapping, specular effects,{{fileref|NAOMI 1998 Press Release JP.pdf}} [[wikipedia:Normal mapping|normal mapping]], [[wikipedia:Tiled rendering|tiled rendering]], [[wikipedia:Deferred shading|deferred rendering]], [[wikipedia:Back-face culling|back‑face culling]], [[wikipedia:Hidden surface determination|hidden surface removal]]. See ''[[Sega Dreamcast#Technical Specifications|Sega Dreamcast Technical Specifications]]'' for more details on PowerVR2 graphics system.
 * [[wikipedia:Digital-to-analog converter|DAC]]: Sega 315‑6145 ([[wikipedia:Rohm|Rohm]] BU1426KS) @ 35.4695&nbsp;MHz{{fileref|BU142 datasheet.pdf}}
-** Bus width: 24‑bit
+:* Bus width: 24‑bit
 * [[Resolution|Display resolution]]: 320×240 to 800×608 [[pixel]]s, [[wikipedia:Progressive scan|progressive scan]], JAMMA/[[Dreamcast VGA Adapter|VGA]]
-** Internal resolution: 320×240 to 1600×1200 pixels
+:* Internal resolution: 320×240 to 1600×1200 pixels
 * [[Palette|Color depth]]: 16-bit RGB to [[wikipedia:32-bit color|32‑bit]] [[wikipedia:RGBA color space|ARGB]], 65,536 to 16,777,216 colors ([[wikipedia:24-bit color|24‑bit color]]) with 8‑bit (256 levels) [[wikipedia:Alpha compositing|alpha blending]], [[wikipedia:YUV|YUV]] and RGB color space, [[wikipedia:Chroma key|color key]] overlay
 * [[wikipedia:Framebuffer|Framebuffer]]:
-** Full framebuffer: 320×240×16‑bit (150&nbsp;[[Byte|KB]]) to 1600×1200×24‑bit (5625&nbsp;KB)
+:* Full framebuffer: 320×240×16‑bit (150&nbsp;[[Byte|KB]]) to 1600×1200×24‑bit (5625&nbsp;KB)
-** Strip/Tile buffer: 32×32×16‑bit (4&nbsp;KB) to 32×32×24‑bit (8&nbsp;KB){{fileref|DreamcastDevBoxSystemArchitecture.pdf}}
+:* Strip/Tile buffer: 32×32×16‑bit (4&nbsp;KB) to 32×32×24‑bit (8&nbsp;KB){{fileref|DreamcastDevBoxSystemArchitecture.pdf}}
 * [[VRAM]]: 16 MB (effectively up to 42–127 MB with texture compression)
-** Framebuffer: 300–5625 KB (optional), average 1200–1800 KB (640×480, 16/24-bit color, double-buffered)
+:* Framebuffer: 300–5625 KB (optional), average 1200–1800 KB (640×480, 16/24-bit color, double-buffered)
-** Polygons: Stored in double-buffered display lists,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=102}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=152}} 22 bytes per shaded triangle,{{ref|Flat/Gouraud shading, 43 bytes double-buffered|group=n}} 31 bytes per textured triangle,{{ref|Gouraud shading, 62 bytes double-buffered|group=n}} 36 bytes per bump-mapped triangle,{{ref|Textured, Gouraud shading, bump mapping, 72 bytes double-buffered|group=n}} 38 bytes per volume-modified triangle,{{ref|Textured, Gouraud shading, modifier volumes, 75 bytes double-buffered|group=n}} 96 bytes per [[sprite]]{{ref|Sprite, quad, 192 bytes double-buffered|group=n}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=199}}
+:* Polygons: Stored in double-buffered display lists,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=102}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=152}} 22 bytes per shaded triangle,{{ref|Flat/Gouraud shading, 43 bytes double-buffered|group=n}} 31 bytes per textured triangle,{{ref|Gouraud shading, 62 bytes double-buffered|group=n}} 36 bytes per bump-mapped triangle,{{ref|Textured, Gouraud shading, bump mapping, 72 bytes double-buffered|group=n}} 38 bytes per volume-modified triangle,{{ref|Textured, Gouraud shading, modifier volumes, 75 bytes double-buffered|group=n}} 96 bytes per [[sprite]]{{ref|Sprite, quad, 192 bytes double-buffered|group=n}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=199}}
-** Textures: 32 KB{{ref|8×8 texture, 16 colors|group=n}} to 16 MB (effectively 42–127 MB with texture compression), average 5–10 MB (effectively 40–60 MB with texture compression), 32 bytes{{ref|8×8×4-bit|group=n}} to 386 KB{{ref|1024×1024×24-bit|group=n}}{{fileref|PowerVR2DCFeaturesUnderWindowsCE.pdf|page=9}} or 1026 KB{{ref|2048×2048×16-bit|group=n}} per texture{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=144}}
+:* Textures: 32 KB{{ref|8×8 texture, 16 colors|group=n}} to 16 MB (effectively 42–127 MB with texture compression), average 5–10 MB (effectively 40–60 MB with texture compression), 32 bytes{{ref|8×8×4-bit|group=n}} to 386 KB{{ref|1024×1024×24-bit|group=n}}{{fileref|PowerVR2DCFeaturesUnderWindowsCE.pdf|page=9}} or 1026 KB{{ref|2048×2048×16-bit|group=n}} per texture{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=144}}
-** VRAM bandwidth: 1 GB/s (effectively up to 3–7 GB/s with texture compression)
+:* VRAM bandwidth: 1 GB/s (effectively up to 3–7 GB/s with texture compression)
-** Note: Main RAM also used to store polygon display lists. Textures transferred directly to VRAM. Textures can be streamed directly from high-speed ROM cartridge.{{ref|[http://farm6.staticflickr.com/5471/12172411045_18bfc5912f_c.jpg Hideki Sato Sega Interview (Edge)]}} Main RAM can also optionally be used to store textures.
+:* Note: Main RAM also used to store polygon display lists. Textures transferred directly to VRAM. Textures can be streamed directly from high-speed ROM cartridge.{{ref|[http://farm6.staticflickr.com/5471/12172411045_18bfc5912f_c.jpg Hideki Sato Sega Interview (Edge)]}} Main RAM can also optionally be used to store textures.
 * Floating-point performance: 2.4 GFLOPS
-** SH-4 SIMD: 1.4 GFLOPS geometry
+:* SH-4 SIMD: 1.4 GFLOPS geometry
-** PowerVR2: 1 GFLOPS rendering
+:* PowerVR2: 1 GFLOPS rendering
 * Geometry pipeline: SH‑4 SIMD
-** Geometry bandwidth: 3.2&nbsp;GB/s
+:* Geometry bandwidth: 3.2&nbsp;GB/s
-** Floating‑point performance: 1.4&nbsp;GFLOPS
+:* Floating‑point performance: 1.4&nbsp;GFLOPS
 * Rendering [[fillrate]]:
-** 6 [[Pixel|GPixels/s]]: Maximum fillrate for opaque polygons{{ref|32 pixels/cycle per ISP,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=96}} 1 pixel per PE (processor element),{{fileref|PowerVR.pdf|page=3}}{{fileref|Patent US20030025695.pdf}} 64 PE (32 PE per ISP), 3.2 gigapixels/sec per ISP{{ref|[http://web.archive.org/web/20000823204755/computer.org/micro/articles/dreamcast_2.htm Sega Dreamcast: Implementation (IEEE)]}}|group=n}}
+:* 6 [[Pixel|GPixels/s]]: Maximum fillrate for opaque polygons{{ref|32 pixels/cycle per ISP,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=96}} 1 pixel per PE (processor element),{{fileref|PowerVR.pdf|page=3}}{{fileref|Patent US20030025695.pdf}} 64 PE (32 PE per ISP), 3.2 gigapixels/sec per ISP{{ref|[http://archive.is/4O7PE Sega Dreamcast: Implementation (IEEE)]}}|group=n}}
-** 1 [[Pixel|GPixel/s]]: Average fillrate for [[wikipedia:Alpha blending|translucent]] and opaque polygons{{intref|Press release: 1998-09-17: SEGA SELECTS POWERVR SERIES2 AS 3D GRAPHICS TECHNOLOGY FOR NEW ARCADE SYSTEM}}{{ref|10 pixels per cycle, 6 PEs (processor elements) per pixel, 500 megapixels/sec per ISP|group=n}}
+:* 1 [[Pixel|GPixel/s]]: Average fillrate for [[wikipedia:Alpha blending|translucent]] and opaque polygons{{intref|Press release: 1998-09-17: SEGA SELECTS POWERVR SERIES2 AS 3D GRAPHICS TECHNOLOGY FOR NEW ARCADE SYSTEM}}{{ref|10 pixels per cycle, 6 PEs (processor elements) per pixel, 500 megapixels/sec per ISP|group=n}}
-** 200 [[Pixel|MPixels/s]]: Minimum fillrate for translucent polygons with hardware sort depth of 60{{ref|60 layers depth, 2 pixels per cycle, 32 PEs per pixel, 100 megapixels/sec per ISP|group=n}}
+:* 200 [[Pixel|MPixels/s]]: Minimum fillrate for translucent polygons with hardware sort depth of 60{{ref|60 layers depth, 2 pixels per cycle, 32 PEs per pixel, 100 megapixels/sec per ISP|group=n}}
 * Texture fillrate:{{ref|Same as pixel rendering fillrate|group=n}}
-** 6 [[Texel|GTexels/s]]: Maximum fillrate for opaque polygons
+:* 6 [[Texel|GTexels/s]]: Maximum fillrate for opaque polygons
-** 1 [[Texel|GTexel/s]]: Average fillrate for translucent and opaque polygons
+:* 1 [[Texel|GTexel/s]]: Average fillrate for translucent and opaque polygons
-** 200 [[Texel|MTexels/s]]: Minimum fillrate for translucent polygons with hardware sort depth of 60
+:* 200 [[Texel|MTexels/s]]: Minimum fillrate for translucent polygons with hardware sort depth of 60
 * SH-4 Polygon [[wikipedia:Transform and lighting|T&L]] Geometry: 1.4 GFLOPS
-** Matrix transformations: 50 million vertices/s
+:* Matrix transformations: 50 million vertices/s
-** Perspective transformations: 16.6 million vertices/sec, 16 million polygons/s
+:* Perspective transformations: 16.6 million vertices/sec, 16 million polygons/s
-** 1 light source: 14.2 million vertices/s, 14 million polygons/s
+:* 1 light source: 14.2 million vertices/s, 14 million polygons/s
-** 4 light sources: 6.89 million vertices/s, 6.8 million polygons/s
+:* 4 light sources: 6.89 million vertices/s, 6.8 million polygons/s
 * CLX2 polygon rendering: Front‑facing polygons drawn on screen, not including overdrawn and back‑facing polygons
-** 16 million vertices/s{{ref|14 cycles per 3 vertices, per ISP FPU|group=n}}
+:* 16 million vertices/s{{ref|14 cycles per 3 vertices, per ISP FPU|group=n}}
-** 14 million polygons/s: Lighting, [[wikipedia:Flat shading|flat shading]]{{ref|14 cycles/polygon per ISP FPU, 200,000–317,000 polygons per scene, 100–400 pixels per polygon|group=n}}
+:* 14 million polygons/s: Lighting, [[wikipedia:Flat shading|flat shading]]{{ref|14 cycles/polygon per ISP FPU, 200,000–317,000 polygons per scene, 100–400 pixels per polygon|group=n}}
-** 12 million polygons/s: Lighting, texture mapping{{ref|Bump mapping, 200,000–260,000 polygons per scene, 100–500 texels per polygon|group=n}}
+:* 12 million polygons/s: Lighting, texture mapping{{ref|Bump mapping, 200,000–260,000 polygons per scene, 100–500 texels per polygon|group=n}}
-** 10 million polygons/s: Lighting, texture mapping, shadows, modifier volumes{{ref|Bump mapping, 100,000–219,000 polygons per scene, 100–600 texels per polygon|group=n}}
+:* 10 million polygons/s: Lighting, texture mapping, shadows, modifier volumes{{ref|Bump mapping, 100,000–219,000 polygons per scene, 100–600 texels per polygon|group=n}}
-** 8.3 million polygons/s: Lighting, texture mapping, [[wikipedia:Gouraud shading|Gouraud shading]], shadows, modifier volumes, bump mapping{{ref|138,888 polygons per scene, 100–700 texels per polygon|group=n}}
+:* 8.3 million polygons/s: Lighting, texture mapping, [[wikipedia:Gouraud shading|Gouraud shading]], shadows, modifier volumes, bump mapping{{ref|138,888 polygons per scene, 100–700 texels per polygon|group=n}}
-** 8.2 million polygons/s: Lighting, texture mapping, [[wikipedia:Anisotropic filtering|anisotropic filtering]]{{ref|137,664 polygons per scene,{{ref|[http://dknute.livejournal.com/27148.html Homebrew Test]}} 100–700 texels per polygon|group=n}}
+:* 8.2 million polygons/s: Lighting, texture mapping, [[wikipedia:Anisotropic filtering|anisotropic filtering]]{{ref|137,664 polygons per scene,{{ref|[http://dknute.livejournal.com/27148.html Homebrew Test]}} 100–700 texels per polygon|group=n}}
-** 6.2 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping, anisotropic filtering, translucent polygons{{ref|103,000–137,000 polygons per scene, 32 texels per polygon|group=n}}
+:* 6.2 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping, anisotropic filtering, translucent polygons{{ref|103,000–137,000 polygons per scene, 32 texels per polygon|group=n}}
 * 2D [[sprite]] capabilities: Sprites rendered as textured translucent quad polygons
-** Colors per sprite: 16 colors (4-bit color) to 16,777,216 colors (24-bit color)
+:* Colors per sprite: 16 colors (4-bit color) to 16,777,216 colors (24-bit color)
-** Sprite sizes: 8×8 [[texel]]s (224 bytes) to 1024×1024 texels (386.2 KB)
+:* Sprite sizes: 8×8 [[texel]]s (224 bytes) to 1024×1024 texels (386.2 KB)
-** Sprite fillrate: 200 MTexels/s
+:* Sprite fillrate: 200 MTexels/s
-** Maximum sprites per frame: 52,083 sprites (8×8, 60 FPS)
+:* Maximum sprites per frame: 52,083 sprites (8×8, 60 FPS)
-** Maximum texels per scanline: 13,888 texels (60 FPS)
+:* Maximum texels per scanline: 13,888 texels (60 FPS)
-** Maximum sprites per scanline: 1736 sprites (60 FPS)
+:* Maximum sprites per scanline: 1736 sprites (60 FPS)
 }}
@@ Line 134: / Line 134: @@
 {{multicol|
 * [[wikipedia:Sound chip|Sound engine]]: [[Yamaha Super Intelligent Sound Processor|Yamaha AICA Super Intelligent Sound Processor]] @ 67&nbsp;MHz
-** Internal CPU: 32‑bit [[wikipedia:ARM7|ARM7]] RISC CPU @ 45&nbsp;MHz
+:* Internal CPU: 32‑bit [[wikipedia:ARM7|ARM7]] RISC CPU @ 45&nbsp;MHz
-** CPU performance: 40 MIPS
+:* CPU performance: 40 MIPS
-** [[Pulse-code modulation|PCM/ADPCM]]: 16‑bit [[wikipedia:Audio bit depth|depth]], 48&nbsp;kHz [[wikipedia:Sampling rate|sampling rate]] ([[wikipedia:DVD-Audio|DVD quality]]), 64 channels
+:* [[Pulse-code modulation|PCM/ADPCM]]: 16‑bit [[wikipedia:Audio bit depth|depth]], 48&nbsp;kHz [[wikipedia:Sampling rate|sampling rate]] ([[wikipedia:DVD-Audio|DVD quality]]), 64 channels
-** Other features: DSP, sound [[wikipedia:Synthesizer|synthesizer]]
+:* Other features: DSP, sound [[wikipedia:Synthesizer|synthesizer]]
 }}
@@ Line 144: / Line 144: @@
 * Overall memory: 92–506 [[Byte|MB]]
 * Internal processor cache: 120.076 [[Byte|KB]]{{ref|122,958 [[byte]]s|group=n}}{{fileref|DreamcastDevBoxSystemArchitecture.pdf}}
-** SH4 [[wikipedia:CPU cache|CPU cache]]: 25.564 KB{{ref|26,178 bytes: 8 KB instruction cache, 16 KB data cache, 64 bytes store queue cache, 1538 bytes registers|group=n}}
+:* SH4 [[wikipedia:CPU cache|CPU cache]]: 25.564 KB{{ref|26,178 bytes: 8 KB instruction cache, 16 KB data cache, 64 bytes store queue cache, 1538 bytes registers|group=n}}
-** PowerVR2 [[wikipedia:GPU cache|GPU cache]]: 46 KB{{ref|47,104 bytes: 8.25 KB register memory, 24.5 KB ISP cache, 13 KB TSP cache, 256 bytes FIFO buffer|group=n}}
+:* PowerVR2 [[wikipedia:GPU cache|GPU cache]]: 46 KB{{ref|47,104 bytes: 8.25 KB register memory, 24.5 KB ISP cache, 13 KB TSP cache, 256 bytes FIFO buffer|group=n}}
-** AICA audio cache: 32.011 KB{{ref|32,780 bytes: 32 KB sound registers, 8 bytes RTC registers, 4 bytes FIFO buffer|group=n}}
+:* AICA audio cache: 32.011 KB{{ref|32,780 bytes: 32 KB sound registers, 8 bytes RTC registers, 4 bytes FIFO buffer|group=n}}
-** I/O Board MCU: 16.5&nbsp;KB{{ref|16,896 bytes: 512&nbsp;bytes RAM, 16&nbsp;KB ROM{{fileref|TMP90PH44 datasheet.pdf}}|group=n}}
+:* I/O Board MCU: 16.5&nbsp;KB{{ref|16,896 bytes: 512&nbsp;bytes RAM, 16&nbsp;KB ROM{{fileref|TMP90PH44 datasheet.pdf}}|group=n}}
 * System [[RAM]]: 57,408&nbsp;KB (56.0625&nbsp;MB)
-** Main RAM: 32&nbsp;MB [[wikipedia:SDRAM|SDRAM]]
+:* Main RAM: 32&nbsp;MB [[wikipedia:SDRAM|SDRAM]]
-** [[VRAM]]: 16&nbsp;MB SDRAM (unified framebuffer/polygon/texture memory)
+:* [[VRAM]]: 16&nbsp;MB SDRAM (unified framebuffer/polygon/texture memory)
-** Sound RAM: 8&nbsp;MB SDRAM
+:* Sound RAM: 8&nbsp;MB SDRAM
-** [[SRAM]]: 64&nbsp;[[Byte|KB]]
+:* [[SRAM]]: 64&nbsp;[[Byte|KB]]
 * System [[ROM]]: 2048.125&nbsp;KB (2&nbsp;MB [[BIOS]] [[EPROM]], 128&nbsp;bytes [[EPROM|EEPROM]])
 * [[Cartridge]] ROM: 34–448 MB
-** Sega 1998/1999 format: 34–184 MB (32–176 MB [[wikipedia:FlashROM|FlashROM]]/[[wikipedia:Mask ROM|MROM]], 0–4 MB [[EPROM]])
+:* Sega 1998/1999 format: 34–184 MB (32–176 MB [[wikipedia:FlashROM|FlashROM]]/[[wikipedia:Mask ROM|MROM]], 0–4 MB [[EPROM]])
-** [[Namco]] 2000 format: 136–400 MB (136–256 MB FlashROM, 0–144 MB MROM)
+:* [[Namco]] 2000 format: 136–400 MB (136–256 MB FlashROM, 0–144 MB MROM)
-** Sega 2005 format: 128–448 MB (128–448&nbsp;MB FlashROM, 0–40&nbsp;MB EPROM,{{ref|[http://www.mamedb.com/game/asndynmt Asian Dynamite (MAME)]}} 128&nbsp;KB Flash [[wikipedia:Programmable read-only memory|PROM]]){{fileref|XCF01S datasheet.pdf}}
+:* Sega 2005 format: 128–448 MB (128–448&nbsp;MB FlashROM, 0–40&nbsp;MB EPROM,{{ref|[http://www.mamedb.com/game/asndynmt.html Asian Dynamite (MAME)]}} 128&nbsp;KB Flash [[wikipedia:Programmable read-only memory|PROM]]){{fileref|XCF01S datasheet.pdf}}
 * Cartridge RAM: 32–64 KB SRAM
 * Optional cartridge MCU memory: 793/1888 bytes (25/96&nbsp;bytes SRAM, 768/1792&nbsp;bytes EPROM){{fileref|PIC12C508A datasheet.pdf}}{{fileref|PIC16C621A datasheet.pdf}}
@@ Line 165: / Line 165: @@
 {{multicol|
 * Internal processor cache bandwidth:
-** SH4: 3.2 GB/s{{ref|128‑bit, 200&nbsp;MHz|group=n}}
+:* SH4: 3.2 GB/s{{ref|128‑bit, 200&nbsp;MHz|group=n}}
-** PowerVR2: 28 GB/s{{ref|2304‑bit, 100 MHz: 32-bit TA tile buffer,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=165}} 2x 32-bit ISP registers, 32-bit TSP registers,{{ref|[http://mc.pp.se/dc/pvr.html PowerVR (Dreamcast Hardware)]}} 2x 1024-bit ISP PE Arrays,{{fileref|PowerVR.pdf|page=3}} 64-bit TSP Texture Cache,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=96}} 32-bit TSP Tile Accumulation Buffer, 32-bit Secondary Accumulation Buffer|group=n}}
+:* PowerVR2: 28 GB/s{{ref|2304‑bit, 100 MHz: 32-bit TA tile buffer,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=165}} 2x 32-bit ISP registers, 32-bit TSP registers,{{ref|[http://archive.is/tZsMd PowerVR (Dreamcast Hardware)]}} 2x 1024-bit ISP PE Arrays,{{fileref|PowerVR.pdf|page=3}} 64-bit TSP Texture Cache,{{fileref|DreamcastDevBoxSystemArchitecture.pdf|page=96}} 32-bit TSP Tile Accumulation Buffer, 32-bit Secondary Accumulation Buffer|group=n}}
-** AICA: 256 MB/s{{ref|32‑bit, 67&nbsp;MHz|group=n}}
+:* AICA: 256 MB/s{{ref|32‑bit, 67&nbsp;MHz|group=n}}
 * RAM/ROM memory bandwidth: 2.636–3.224 GB/s
 * System RAM bandwidth: 2&nbsp;GB/s
-** Main RAM: 800&nbsp;MB/s{{ref|64‑bit, 100&nbsp;MHz, Hitachi HM5264165FTT‑A60{{fileref|HM5264 datasheet.pdf}}|group=n}}
+:* Main RAM: 800&nbsp;MB/s{{ref|64‑bit, 100&nbsp;MHz, Hitachi HM5264165FTT‑A60{{fileref|HM5264 datasheet.pdf}}|group=n}}
-** VRAM: 1&nbsp;GB/s{{ref|64‑bit, 125&nbsp;MHz, [[wikipedia:SK Hynix|Hynix]] HY57V161610DTC‑8{{fileref|HY57V161610D datasheet.pdf}}|group=n}}
+:* VRAM: 1&nbsp;GB/s{{ref|64‑bit, 125&nbsp;MHz, [[wikipedia:SK Hynix|Hynix]] HY57V161610DTC‑8{{fileref|HY57V161610D datasheet.pdf}}|group=n}}
-** Sound RAM: 132&nbsp;MB/s{{ref|16‑bit, 66&nbsp;MHz,{{fileref|DreamcastDevBoxSystemArchitecture.pdf}} [[Samsung]] KM416S4030{{fileref|KM416S4030C datasheet.pdf}}|group=n}}
+:* Sound RAM: 132&nbsp;MB/s{{ref|16‑bit, 66&nbsp;MHz,{{fileref|DreamcastDevBoxSystemArchitecture.pdf}} [[Samsung]] KM416S4030{{fileref|KM416S4030C datasheet.pdf}}|group=n}}
-** SRAM: 44&nbsp;MB/s{{ref|16‑bit, 22&nbsp;MHz, Hitachi HM62256{{fileref|HM62256B datasheet.pdf}}|group=n}}
+:* SRAM: 44&nbsp;MB/s{{ref|16‑bit, 22&nbsp;MHz, Hitachi HM62256{{fileref|HM62256B datasheet.pdf}}|group=n}}
 * System ROM bandwidth: 24&nbsp;MB/s
-** EPROM: 20&nbsp;MB/s{{ref|16‑bit, 10&nbsp;MHz{{fileref|DreamcastDevBoxSystemArchitecture.pdf}}|group=n}}
+:* EPROM: 20&nbsp;MB/s{{ref|16‑bit, 10&nbsp;MHz{{fileref|DreamcastDevBoxSystemArchitecture.pdf}}|group=n}}
-** EEPROM: 4&nbsp;MB/s{{ref|16‑bit, 2&nbsp;MHz{{fileref|AT93C46 datasheet.pdf}}|group=n}}
+:* EEPROM: 4&nbsp;MB/s{{ref|16‑bit, 2&nbsp;MHz{{fileref|AT93C46 datasheet.pdf}}|group=n}}
 * Cartridge ROM bandwidth: 612&nbsp;MB/s to 1.2&nbsp;GB/s{{ref|2×&nbsp;64‑bit connectors, 1×&nbsp;16‑bit connector|group=n}}
-** Sega 1998 format: 612&nbsp;MB/s{{ref|34&nbsp;MHz|group=n}}
+:* Sega 1998 format: 612&nbsp;MB/s{{ref|34&nbsp;MHz|group=n}}
-** Sega 1999/2005 format: 900&nbsp;MB/s{{ref|50&nbsp;MHz{{fileref|S29GL-N datasheet.pdf}}|group=n}}
+:* Sega 1999/2005 format: 900&nbsp;MB/s{{ref|50&nbsp;MHz{{fileref|S29GL-N datasheet.pdf}}|group=n}}
-** Namco 2000 format: 1.2&nbsp;GB/s{{ref|66.666667&nbsp;MHz{{ref|[http://members.iinet.net.au/~lantra9jp1/gurudumps/naomi/index.html Sega NAOMI (ROM Dumping)]}}{{fileref|DA28F640J5 datasheet.pdf}}|group=n}}
+:* Namco 2000 format: 1.2&nbsp;GB/s{{ref|66.666667&nbsp;MHz{{ref|[http://members.iinet.net.au/~lantra9jp1/gurudumps/naomi/index.html Sega NAOMI (ROM Dumping)]}}{{fileref|DA28F640J5 datasheet.pdf}}|group=n}}
-** Note: High-speed access allows ROM cartridge to effectively be used as RAM.{{ref|[http://farm6.staticflickr.com/5471/12172411045_18bfc5912f_c.jpg Hideki Sato Sega Interview (Edge)]}}
+:* Note: High-speed access allows ROM cartridge to effectively be used as RAM.{{ref|[http://farm6.staticflickr.com/5471/12172411045_18bfc5912f_c.jpg Hideki Sato Sega Interview (Edge)]}}
 * Cartridge RAM bandwidth: 28–100 MB/s{{ref|8/16‑bit, 28–50 MHz|group=n}}
 }}
@@ Line 190: / Line 190: @@
 * Board composition: Motherboard, Internal ROM Board, Filter Board, I/O Board, DIMM Board
 * Storage: [[GD-ROM]] disc drive @ [[wikipedia:CD and DVD writing speed|12×&nbsp;speed]], 1&nbsp;[[wikipedia:Gibibyte|GB]] per GD-ROM disc
-** [[GD-ROM]] transfer rate: 1800&nbsp;KB/s
+:* [[GD-ROM]] transfer rate: 1800&nbsp;KB/s
 ====Memory====
@@ Line 204: / Line 204: @@
 {{multicol|
 * RAM bandwidth: 3&nbsp;GB/s
-** Main RAM: 800&nbsp;MB/s
+:* Main RAM: 800&nbsp;MB/s
-** VRAM: 1&nbsp;GB/s
+:* VRAM: 1&nbsp;GB/s
-** Sound RAM: 132&nbsp;MB/s
+:* Sound RAM: 132&nbsp;MB/s
-** SRAM: 44&nbsp;MB/s
+:* SRAM: 44&nbsp;MB/s
-** DIMM RAM: 1.064–2.128 GB/s{{ref|1/2×&nbsp;64‑bit, 133&nbsp;MHz{{ref|[http://wiki.arcadeotaku.com/w/Sega_Naomi_DIMM_board_and_GD-ROM Sega NAOMI DIMM board and GD-ROM]}}{{fileref|M366S3323CT0 datasheet.pdf}}|group=n}}
+:* DIMM RAM: 1.064–2.128 GB/s{{ref|1/2×&nbsp;64‑bit, 133&nbsp;MHz{{ref|[http://wiki.arcadeotaku.com/w/Sega_Naomi_DIMM_board_and_GD-ROM Sega NAOMI DIMM board and GD-ROM]}}{{fileref|M366S3323CT0 datasheet.pdf}}|group=n}}
 }}
@@ Line 219: / Line 219: @@
 {{multicol|
 * CPU: 2–4× [[SuperH|Hitachi SH-4]] @ 200&nbsp;MHz
-** Performance: 720–1440 MIPS, 2.8–5.6 GFLOPS
+:* Performance: 720–1440 MIPS, 2.8–5.6 GFLOPS
 * MCU: 2–4× Sega Custom [[Z80]] @ 21.333&nbsp;MHz (8‑bit & 16‑bit instructions @ 6–12 MIPS)
 * FPGA: 4–8× FPGA
-** 2–4× Altera FLEX EPF8452AQC160‑3 FPGA @ 125&nbsp;MHz
+:* 2–4× Altera FLEX EPF8452AQC160‑3 FPGA @ 125&nbsp;MHz
-** 2–4× Sega 315‑6188 (Altera EPC1064PC8) FPGA Configuration Device @ 6&nbsp;MHz
+:* 2–4× Sega 315‑6188 (Altera EPC1064PC8) FPGA Configuration Device @ 6&nbsp;MHz
 }}
@@ Line 229: / Line 229: @@
 {{multicol|
 * GPU: 4–8 core processors (2–4 SH‑4&nbsp;SIMD, 2–4 PowerVR2)
-** Cores: 12–24 cores (2–4 SH‑4&nbsp;SIMD, 10–20 PowerVR2 cores)
+:* Cores: 12–24 cores (2–4 SH‑4&nbsp;SIMD, 10–20 PowerVR2 cores)
 * Display resolution: 2–3 monitors, 640×240 to 2400×608, progressive scan, widescreen JAMMA/[[Dreamcast VGA Adapter|VGA]]
-** Internal resolution: 640×240 to 1600×1200 pixels per board
+:* Internal resolution: 640×240 to 1600×1200 pixels per board
 * Floating-point performance: 4–9 GFLOPS
-** SH-4 SIMD: 2.8–5.6 GFLOPS geometry
+:* SH-4 SIMD: 2.8–5.6 GFLOPS geometry
-** PowerVR2: 2–4 GFLOPS rendering
+:* PowerVR2: 2–4 GFLOPS rendering
 * Geometry pipeline: 2–4 SH‑4 SIMD
-** Geometry bandwidth: 6–12 GB/s
+:* Geometry bandwidth: 6–12 GB/s
-** Floating‑point performance: 2.8–5.6 GFLOPS
+:* Floating‑point performance: 2.8–5.6 GFLOPS
 * Rendering fillrate:
-** 12–24 GPixels/s: Maximum fillrate for opaque polygons
+:* 12–24 GPixels/s: Maximum fillrate for opaque polygons
-** 2–4 GPixels/s: Average fillrate for translucent and opaque polygons
+:* 2–4 GPixels/s: Average fillrate for translucent and opaque polygons
-** 400–800 MPixels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60
+:* 400–800 MPixels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60
 * Texture fillrate:
-** 12–24 GTexels/s: Maximum fillrate for opaque polygons
+:* 12–24 GTexels/s: Maximum fillrate for opaque polygons
-** 2–4 GTexels/s: Average fillrate for translucent and opaque polygons
+:* 2–4 GTexels/s: Average fillrate for translucent and opaque polygons
-** 400–800 MTexels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60
+:* 400–800 MTexels/s: Minimum fillrate for translucent polygons with hardware sort depth of 60
 * SH-4 polygon T&L geometry:
-** Matrix transformations: 100–200 million vertices/s
+:* Matrix transformations: 100–200 million vertices/s
-** Perspective transformations: 32–64 million polygons/s
+:* Perspective transformations: 32–64 million polygons/s
-** Lighting calculations: 28–56 million polygons/s
+:* Lighting calculations: 28–56 million polygons/s
 * CLX2 polygon rendering:
-** 32–64 million vertices/sec
+:* 32–64 million vertices/sec
-** 28–56 million polygons/s: Lighting, flat shading
+:* 28–56 million polygons/s: Lighting, flat shading
-** 24–48 million polygons/s: Lighting, texture mapping
+:* 24–48 million polygons/s: Lighting, texture mapping
-** 20–40 million polygons/s: Lighting, texture mapping, shadows, modifier volumes
+:* 20–40 million polygons/s: Lighting, texture mapping, shadows, modifier volumes
-** 16–32 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping
+:* 16–32 million polygons/s: Lighting, texture mapping, Gouraud shading, shadows, modifier volumes, bump mapping
-** 16–32 million polygons/s: Lighting, texture mapping, anisotropic filtering
+:* 16–32 million polygons/s: Lighting, texture mapping, anisotropic filtering
 }}
 ====Sound====
 * Sound engine: 2–4× [[Yamaha Super Intelligent Sound Processor|Yamaha AICA Super Intelligent Sound Processor]] @ 67&nbsp;MHz
-** Internal CPU: 2–4× 32‑bit ARM7 RISC CPU @ 45&nbsp;MHz
+:* Internal CPU: 2–4× 32‑bit ARM7 RISC CPU @ 45&nbsp;MHz
-** CPU performance: 80–160 MIPS
+:* CPU performance: 80–160 MIPS
-** [[Pulse-code modulation|PCM/ADPCM]]: 128–512 channels
+:* [[Pulse-code modulation|PCM/ADPCM]]: 128–512 channels
 ====Memory====
 {{multicol|
 * System [[RAM]]: 112–224 MB
-** Main RAM: 64–128 MB
+:* Main RAM: 64–128 MB
-** [[VRAM]]: 32–64 MB
+:* [[VRAM]]: 32–64 MB
-** Sound RAM: 16–32 MB
+:* Sound RAM: 16–32 MB
-** [[SRAM]]: 64–128 KB
+:* [[SRAM]]: 64–128 KB
 * Internal processor cache: 220,572–441,144 [[byte]]s (215.402–430.804 KB)
 * System [[ROM]]: 4096.25–8192.5 KB (4–8 MB [[BIOS]] [[EPROM]], 256–512 bytes [[EPROM|EEPROM]])
@@ Line 279: / Line 279: @@
 {{multicol|
 * System RAM bandwidth: 4–8 GB/s
-** Main RAM: 1.6–3.2 GB/s{{ref|128/256‑bit|group=n}}
+:* Main RAM: 1.6–3.2 GB/s{{ref|128/256‑bit|group=n}}
-** VRAM: 2–4 GB/s{{ref|128/256‑bit|group=n}}
+:* VRAM: 2–4 GB/s{{ref|128/256‑bit|group=n}}
-** Sound RAM: 264–528 MB/s{{ref|32/64‑bit|group=n}}
+:* Sound RAM: 264–528 MB/s{{ref|32/64‑bit|group=n}}
-** SRAM: 88–176 MB/s{{ref|32/64‑bit|group=n}}
+:* SRAM: 88–176 MB/s{{ref|32/64‑bit|group=n}}
 * Internal processor cache bandwidth:
-** SH4: 3.2–6.4 GB/s{{ref|128/256‑bit|group=n}}
+:* SH4: 3.2–6.4 GB/s{{ref|128/256‑bit|group=n}}
-** PowerVR2: 41–83 GB/s
+:* PowerVR2: 41–83 GB/s
-** AICA: 512–1024 MB/s{{ref|64/128‑bit|group=n}}
+:* AICA: 512–1024 MB/s{{ref|64/128‑bit|group=n}}
 * System ROM bandwidth: 48–96 MB/s
-** EPROM: 40–80 MB/s{{ref|32/64‑bit|group=n}}
+:* EPROM: 40–80 MB/s{{ref|32/64‑bit|group=n}}
-** EEPROM: 8–16 MB/s{{ref|32/64‑bit|group=n}}
+:* EEPROM: 8–16 MB/s{{ref|32/64‑bit|group=n}}
 }}